2,548 results
Search Results
2. Performance Comparison of s-Si, In0.53Ga0.47As, Monolayer BP- and WS2-Based n-MOSFETs for Future Technology Nodes—Part II: Circuit-Level Comparison.
- Author
-
Agarwal, Tarun Kumar, Rau, Martin, Radu, Iuliana, Luisier, Mathieu, Dehaene, Wim, and Heyns, Marc
- Subjects
NANOWIRES ,MONOMOLECULAR films ,TECHNOLOGY ,METAL oxide semiconductor field-effect transistors ,ENERGY consumption ,MULTICASTING (Computer networks) ,ARCHITECTURE ,LOGIC circuits - Abstract
The first part of this paper presented mymargin the device-level comparison of emerging materials (In0.53Ga0.47As and 2-D materials) and device architecture (NW FETs) with s-Si FinFETs. In order to further understand the performance and energy efficiency of these device options for future technology nodes, it is required to go beyond the device-level comparison by accounting for not only intrinsic but also the extrinsic parasitic elements. In this paper, we present the comparison of s-Si, In0.53Ga0.47As, and 2-D material-based n-type MOSFETs using the circuit-level figure of merits across three successive future technology nodes. The analysis incorporates both device characteristics obtained from an advanced quantum mechanical simulation tool and circuit-level comparison, which accounts for device parasitic elements and wiring load. The results show that 2-D material DG MOSFETs present a more energy-efficient device option than s-Si and In0.53Ga0.47As FinFETs in sub-0.7-V supply voltage regime and In0.53Ga0.47As nanowire (NW) FETs can outperform s-Si multi-gate (MuG) FETs and 2-D material FETs, but when considering non-idealities, s-Si NW FETs remain both faster and more energy-efficient device option. [ABSTRACT FROM AUTHOR]
- Published
- 2019
- Full Text
- View/download PDF
3. Investigation of Robustness Capability of −730 V P-Channel Vertical SiC Power MOSFET for Complementary Inverter Applications.
- Author
-
An, Junjie, Namai, Masaki, Yano, Hiroshi, and Iwamuro, Noriyuki
- Subjects
ROBUST control ,SILICON carbide ,METAL oxide semiconductor field-effect transistors ,SHORT-circuit currents ,SCHOTTKY barrier diodes - Abstract
In this paper, a p-channel vertical 4H-silicon carbide (SiC) MOSFET (SiC p-MOSFET) has been fabricated successfully for the first time as a potential candidate for the complementary inverter application. The static characteristics and the robustness, including short circuit and avalanche capabilities of the p-MOSFET, are experimentally tested. Moreover, the comparison between the p-MOSFET and similar rating n-MOSFET is carried out. The short-circuit capability is 15% higher than that of the n-channel MOSFET. Furthermore, this paper also provides the physical insights into the failure mechanism during the short-circuit transient of the p- and n-MOSFET. Meanwhile, an electro-thermal analytical model is proposed to explain the thermal distribution during this transient. Last, the avalanche withstand time of the fabricated SiC p-MOSFET is experimentally demonstrated to be 27% higher than that of the n-channel one. It is concluded that the SiC p-MOSFET could be a competitive power switch applicable for high-frequency complementary inverters. [ABSTRACT FROM PUBLISHER]
- Published
- 2017
- Full Text
- View/download PDF
4. Ultrathin Channel Vertical DG MOSFET Fabricated by Using Ion-Bombardment-Retarded Etching.
- Author
-
Masahara, Meishoku, Liu, Yongxun, Hosokawa, Shinichi, Matsukawa, Takashi, Ishii, Kenichi, Tanoue, Hisao, Sakamoto, Kunihiro, Sekigawa, Toshihiro, Yamauchi, Hiromi, Kanemaru, Seigo, and Suzuki, Eiichi
- Subjects
METAL oxide semiconductor field-effect transistors ,FIELD-effect transistors ,METAL oxide semiconductors ,ELECTRONS ,PERMANENT paper ,POSITRONS - Abstract
A vertical ultrathin channel formation process for a vertical type double-gate (DG) MOSFET is proposed. Si wet etching using an alkaline solution has newly been found to be significantly retarded by introducing ion bombardment damage. We have also found that the ion bombardment-retarded etching (IBRE) is independent of ion species and the implanted impurities can easily be transferred to be the dopants for source and drain regions of MOSFETs. By utilizing the IBRE, vertical type DG MOSFETs with a 12-nm-thick vertical channel were fabricated successfully. The fabricated vertical DG MOSFETs clearly exhibit the unique advantage of DG MOSFET5, i.e., high improvement of short-channel effect immunity by reducing the channel thickness. Thanks to the ultrathin channel, very low subthreshold slopes of 69.8 mV/dec. for a p-channel and 71.6 mV/dec for an n-channel vertical DG MOSFET are successfully achieved with the gate length of 100 nm. [ABSTRACT FROM AUTHOR]
- Published
- 2004
- Full Text
- View/download PDF
5. Impact of Semiconductor Permittivity Reduction on Electrical Characteristics of Nanoscale MOSFETs.
- Author
-
Chen, Si-Hua, Lian, Shang-Wei, Wu, Tzung Rang, Chang, Tay-Rong, Liou, Jia-Ming, Lu, Darsen D., Kao, Kuo-Hsing, Chen, Nan-Yow, Lee, Wen-Jay, and Tsai, Jyun-Hwei
- Subjects
METAL oxide semiconductor field-effect transistors ,PERMITTIVITY ,NANOELECTROMECHANICAL systems ,SEMICONDUCTORS ,THRESHOLD voltage ,DIELECTRIC properties - Abstract
The dielectric screening property of a semiconductor is very crucial for the electrical characteristics of a MOSFET, and which can be described mathematically by Poisson equation via the permittivity. While the theory and experiments have corroborated the permittivity reduction of nanoscale Si, this paper studies the electrical characteristics of MOSFETs considering the reduced channel permittivity by quantum transport simulations. It is found that the channel permittivity reduction may mitigate the short-channel effects, showing subthreshold swing improvement and threshold voltage shift of MOSFETs in nanoscale. Compared to quantization effects, the positive and negative impacts of the channel permittivity reduction on the devices in particularly nanoscale have been investigated. This paper elucidates the necessity of considering semiconductor permittivity reduction for nanoscale device design and simulations. [ABSTRACT FROM AUTHOR]
- Published
- 2019
- Full Text
- View/download PDF
6. Modeling Short-Channel Effects in Core–Shell Junctionless MOSFET.
- Author
-
Jaiswal, Nivedita and Kranti, Abhinav
- Subjects
METAL oxide semiconductor field-effect transistors ,DEGREES of freedom ,THRESHOLD voltage ,SEMICONDUCTOR devices ,ELECTRIC potential ,LOGIC circuits - Abstract
In this paper, we propose a model for estimating short-channel effects (SCEs) in the shell-doped double-gate junctionless (JL) MOSFET. The main emphasis of this paper is to estimate SCEs by effectively capturing source/drain (S/D) extensions beyond the gate edges for different values of undoped core thickness (${T}_{\textsf {core}}$), shell doping (${N}_{\textsf {d}}$), gate length (${L}_{\textsf {g}}$), and gate (${V}_{\textsf {gs}}$) and drain (${V}_{\textsf {ds}}$) biases in subthreshold regime. The threshold voltage (${V}_{\textsf {th}}$), drain-induced barrier lowering and subthreshold swing (${S}$), extracted from transfer characteristics, are in good agreement with the simulation results. Results highlight the utility of shell doping and core thickness to provide an additional degree of freedom to control SCEs. The proposed model can be useful in estimating SCEs and optimizing core–shell JL architecture for low-power applications. [ABSTRACT FROM AUTHOR]
- Published
- 2019
- Full Text
- View/download PDF
7. Threshold Voltage Characteristics for Silicon Nanowire Field-Effect Transistor With a Double-Layer Gate Structure.
- Author
-
Yang, Hongguan
- Subjects
METAL oxide semiconductor field-effect transistors ,THRESHOLD voltage ,FIELD-effect transistors ,SILICON nanowires ,QUANTUM gates ,ELECTRIC field effects ,ANALOG circuits ,SILICON - Abstract
In this paper, the threshold voltage characteristics of silicon nanowire metal–oxide–semiconductor field-effect transistor (MOSFET) with a double-layer gate structure are presented. This type of device is considered to be the most promising application of nanodevice in ultralarge-scale integration, due to several advantages such as similar operation principle as the junctionless nanowire transistor, the screening effect of the upper gate (UG) to shield the lower gate MOSFETs from external electromagnetic disturbance, the tradeoff between the short channel and the thick-gate oxide layer, and the compatible fabrication process with the conventional MOS technology. In this paper, the relations of threshold voltage versus the gate length, the UG bias, the substrate bias, the drain bias, and the temperature are measured and analyzed. Moreover, the penetration effect of the UG electric field is proposed to interpret the short-channel characteristics of the device, and a piecewise curve model is presented to reveal the underlying physics of the relation of the threshold voltage versus the drain bias. The double-layer gate structure technology enables the design of many devices, such as small-signal analog circuit units, single-electron devices, and quantum bit cells. [ABSTRACT FROM AUTHOR]
- Published
- 2019
- Full Text
- View/download PDF
8. Modeling Short-Channel Effects in Asymmetric Junctionless MOSFETs With Underlap.
- Author
-
Jaiswal, Nivedita and Kranti, Abhinav
- Subjects
METAL oxide semiconductor field-effect transistors ,ELECTRIC potential - Abstract
This paper proposes a semianalytical model to estimate short-channel effects for independent gate operation in double-gate (DG) junctionless (JL) MOSFET incorporating gate-to-source/drain underlap, through the solution of Poisson’s equations in the subthreshold regime. The model also accounts for the asymmetry in device operation through variation in gate oxide thicknesses, gate work functions, and underlap lengths. Subthreshold drain current, threshold voltage, and subthreshold swing, evaluated from the channel potential, show reasonable agreement with simulation data. Results suggest the use of negative back gate bias and longer underlap length to reduce off-current. This paper highlights the role of doping, underlap length, and back gate bias in tuning the threshold voltage. This model serves as a generic formulation (within limits) with different asymmetries to estimate, design, and optimize self-aligned DG JL transistors for subthreshold logic applications. [ABSTRACT FROM AUTHOR]
- Published
- 2018
- Full Text
- View/download PDF
9. Circuit Level Layout Optimization of MOS Transistor for RF and Noise Performance Improvements.
- Author
-
Jeon, Jongwook and Kang, Myounggon
- Subjects
ELECTRONIC circuit design ,ELECTRONIC circuits ,METAL oxide semiconductor field-effect transistors ,NOISY circuits ,RADIO frequency ,ELECTRIC capacity ,COMPLEMENTARY metal oxide semiconductors ,MATHEMATICAL optimization ,MATHEMATICAL models - Abstract
In this paper, circuit level analysis of the high frequency and low noise performance of an RF CMOS device with L\mathrm{ eff}= 36 nm is performed using various layout schemes. By using the modeling methodology of interconnect metals and vias, it is found that the gate parasitic capacitance from the interconnects mainly affects the degradation of high frequency and noise performance. An optimized layout scheme is proposed to reduce the gate parasitic resistance and capacitance in this paper, and the proposed layout exhibits improved RF behaviors for fT , f\mathrm {\mathrm {MAX}} , and NFmin at 26 GHz up to ~13%, ~24%, and ~18% compared with the reference layout scheme, respectively. [ABSTRACT FROM PUBLISHER]
- Published
- 2016
- Full Text
- View/download PDF
10. Modeling of Drain Electric Flux Passing Through the BOX Layer in SoI MOSFETs—Part II: Model Derivation and Validity Confirmation.
- Author
-
Yamada, Tatsuya, Hanajiri, Tatsuro, and Toyabe, Toru
- Subjects
SILICON-on-insulator metal oxide semiconductor field-effect transistors ,METAL oxide semiconductor field-effect transistors ,ELECTRIC flux ,CONFORMAL mapping ,MATHEMATICAL models - Abstract
Increased drain-induced barrier lowering caused by drain electric flux (or field) passing through the buried-oxide (BOX) layer in silicon-on-insulator (SoI) MOSFETs has been reported as an inherent disadvantage of SoI technology. Part I of this paper discussed derivation of the relationships between coordinates in MOSFETs and potential/stream function in preparation for the modeling of electric flux using conformal mapping in subthreshold regions of ground plane SoI MOSFETs and the validity of the approach was checked via device simulation. Here, in Part II of this paper, we discussed the model’s derivation based on these relationships. The dependences of the flux amount on BOX thickness, BOX permittivity, SoI thickness, and gate length estimated using the model were also discussed in comparison with those estimated via device simulation. [ABSTRACT FROM PUBLISHER]
- Published
- 2014
- Full Text
- View/download PDF
11. Comprehensive Physics of Third Quadrant Characteristics for Accumulation- and Inversion-Channel 1.2-kV 4H-SiC MOSFETs.
- Author
-
Han, Kijeong and Baliga, B. J.
- Subjects
METAL oxide semiconductor field-effect transistors ,PHYSICS ,ELECTRIC potential ,ELECTRON transport ,POTENTIAL barrier ,INVERSION (Geophysics) ,MAGNETOTELLURICS - Abstract
Detailed physics of the third quadrant electrical characteristics of 1.2-kV rated 4H-SiC accumulation (Acc) and inversion (Inv) channel MOSFETs, based on experimentally measured data and TCAD numerical simulations, are described in this paper for the first time. The power MOSFETs with various channel lengths (0.3, 0.5, 0.8, 1.1 $\mu \text{m}$) used in this paper were fabricated in a 6-in commercial foundry. Numerical simulations verified that there are two current paths in the third quadrant: 1) through the base region and 2) through the p-n body diode. This paper demonstrates that the Acc MOSFETs have a smaller third quadrant knee voltage (${V}_{{\text {knee}}})$ of −1.2 V compared with −1.9 V for the Inv MOSFETs (at ${V}_{g} = {0}$ V and room temperature). Numerical simulations show that this difference is due to a smaller potential barrier for electron transport from the drain to the source in the base region for accumulation channel devices than inversion channel devices. Acc devices are shown to have a lower voltage drop in the third quadrant. [ABSTRACT FROM AUTHOR]
- Published
- 2019
- Full Text
- View/download PDF
12. The Fabrication and MOSFET-Only Circuit Implementation of Semiconductor Memristor.
- Author
-
Babacan, Yunus, Yesil, Abdullah, and Gul, Fatih
- Subjects
METAL oxide semiconductor field-effect transistors ,MEMRISTORS ,ZINC oxide ,EMULATION software ,COMPLEMENTARY metal oxide semiconductors - Abstract
In this paper, a ZnO-based semiconductor thin film memristor (300 nm in thickness) device is fabricated using metallic top and bottom electrodes by direct-current reactive magnetron sputter. The memristive characteristics of the device were completed by time-dependent current--voltage (I--V-t) measurements, and the typical pinched hysteresis I--V loops of the memristor were observed. This paper is continued with the designing memristor emulator circuit, which has only four MOS transistors. The proposed circuit is suitable both for emulating the fabricated memristor and for using general memristor-based applications. Any circuit blocks such as a multiplier or active element are not used in the circuit to obtain memristive characteristics. All results of the proposed memristor emulator circuit are compatible with general characteristics of the fabricated semiconductor device. The MOSFET-based proposed memristor emulator circuit is laid out in the Analog Design Environment of Cadence Software using 180-nmTSMC CMOS process parameters and its layout area is 366 μm². So as to show its performance, the dependences of the operating frequency and process corner as well as effects of radical temperature changes have been investigated in the simulation results section. [ABSTRACT FROM AUTHOR]
- Published
- 2018
- Full Text
- View/download PDF
13. Reliability Issues of In2O5Sn Gate Electrode Recessed Channel MOSFET: Impact of Interface Trap Charges and Temperature.
- Author
-
Kumar, Ajay, Tripathi, M. M., and Chaujar, Rishu
- Subjects
METAL oxide semiconductor field-effect transistors ,INDIUM tin oxide ,TEMPERATURE ,INTERFACE circuits ,EXPERIMENTS - Abstract
In this paper, reliability issues of In
2 O5 Sn (indium-tin oxide: a transparent material) transparent gate recessed channel (TGRC)-MOSFET has been analyzed by considering the effect of interface trap charges (both positive and negative) present at the Si/SiO2 interface. Following device, characteristics are studied in terms of static, linearity, and intermodulation figure of merits. It is found that with the amalgamation of the transparent gate indium tin oxide on conventional recesses channel (CRC) MOSFET, it exhibits improved immunity against interface trap charges in comparison to CRC-MOSFET. In addition, the influence of ambient temperature (150-300 K) along with trap charges on TGRC-MOSFET has also been explored with an aim to analyze at which temperature of the device is more stable in the presence of interface defects (trap charges). Results obtained reveal that TGRC shows improved device performance at low temperature with trap charges being less influenced. Thus, this paper demonstrates that TGRC MOSFET can act as a promising candidate for low-power linear analog applications, where low temperature is required. [ABSTRACT FROM AUTHOR]- Published
- 2018
- Full Text
- View/download PDF
14. Analysis of Resistance and Mobility in InGaAs Quantum-Well MOSFETs From Ballistic to Diffusive Regimes.
- Author
-
Lin, Jianqiang, Wu, Yufei, del Alamo, Jesus A., and Antoniadis, Dimitri A.
- Subjects
INDIUM gallium arsenide ,METAL oxide semiconductor field-effect transistors ,BALLISTIC conduction ,FABRICATION (Manufacturing) ,LOGIC circuits - Abstract
Recent advances in the fabrication technology have yielded nanometer-scale InGaAs quantum-well (QW) MOSFETs with extremely low and reproducible external contact and access region resistances. This allows, for the first time, a detailed analysis of the role of ballistic transport in the operation of these devices. This paper presents a systematic analysis of external resistance, ballistic resistance, and channel mobility in InGaAs QW-MOSFETs under near-equilibrium conditions, i.e., under very low drain-source bias. This is an important regime for device characterization. Devices with a wide range of channel lengths, from 70 to 650 nm, are investigated. Our analysis includes the consideration of the impact of carrier degeneracy in the QW channel. We show that unless the ballistic behavior in the intrinsic channel is accounted for, the standard extraction technique for external resistance grossly exaggerates its value as it incorporates the so-called ballistic resistance. By separating out the ballistic resistance, the external resistance in our devices is shown to be extremely low, $74~\Omega $ - \mu \text{m} , including both source and drain sides. This is thanks to our contact-first self-aligned Mo-contact technology. Furthermore, taking the advantage of the wide range of ballisticity of the devices studied in this paper, we demonstrate a methodology to self-consistently extract scattering-dependent effective mobility, mean-free-path length, and ballistic mobility. [ABSTRACT FROM AUTHOR]
- Published
- 2016
- Full Text
- View/download PDF
15. Emission–Diffusion Theory of the MOSFET.
- Author
-
Lundstrom, Mark, Datta, Supriyo, and Sun, Xingshu
- Subjects
METAL oxide semiconductor field-effect transistors ,SEMICONDUCTOR-metal boundaries ,BOUNDARY value problems ,SCATTERING (Physics) ,DIFFUSION currents - Abstract
An emission–diffusion theory that describes MOSFETs from the ballistic to diffusive limits is developed. The approach extends the Crowell–Sze treatment of metal–semiconductor junctions to MOSFETs and is equivalent to the scattering/transmission model of the MOSFET. This paper demonstrates that the results of the transmission model can be obtained from a traditional, drift–diffusion analysis when the boundary conditions are properly specified, which suggests that the traditional drift–diffusion MOSFET models can also be extended to comprehend ballistic limits. [ABSTRACT FROM PUBLISHER]
- Published
- 2015
- Full Text
- View/download PDF
16. A Compact Statistical Model for the Low-Frequency Noise in Halo-Implanted MOSFETs: Large RTN Induced by Halo Implants.
- Author
-
Banaszeski da Silva, Mauricio, Both, Thiago H., Tuinhout, Hans P., Zegers-van Duijnhoven, Adrie, Wirth, Gilson I., and Scholten, Andries J.
- Subjects
STATISTICAL models ,DEPENDENCE (Statistics) ,NOISE ,RANDOM noise theory ,METAL oxide semiconductor field-effect transistors ,PINK noise - Abstract
In this paper, we propose a novel compact statistical model for the low-frequency noise (LFN) of MOS devices with halo implants. The compact model is suited for the incorporation in modern models, such as BSIM, PSP, and EKV, and can be used to predict the dependence of the LFN of halo-implanted MOSFETs with bias, temperature, geometry, and technological parameters. This compact model is based on the physics-based random telegraph noise (RTN) model, previously published by our group. The previous model was simplified in analytical expressions dependent on parameters and on physical quantities already calculated in modern compact models. Following the physics-based model, the LFN compact model predicts the large bias dependence of the LFN statistics induced by the halo implants in long-channel devices. Moreover, we show for the first time that the halo implants also induce a large temperature dependence of the LFN statistics for devices operated near the weak inversion or saturation, and the proposed compact model predicts this dependence. [ABSTRACT FROM AUTHOR]
- Published
- 2019
- Full Text
- View/download PDF
17. A Simulation-Based Comparison Between Si and SiC MOSFETs on Single-Event Burnout Susceptibility.
- Author
-
Zhou, Xintian, Jia, Yunpeng, Hu, Dongqing, and Wu, Yu
- Subjects
METAL oxide semiconductor field-effect transistors ,LINEAR energy transfer ,BUFFER layers ,SOLUTION strengthening ,THRESHOLD voltage ,HEAVY ions - Abstract
This paper presents the simulation-based comparison between silicon (Si) and silicon carbide (SiC) MOSFETs on the single-event burnout (SEB) performance for the first time. The safe operation areas (SOAs) regarding SEB are extracted and compared between the two structures when the heavy ions with a different linear energy transfer (LET) strike the sensitive areas of the devices. It is demonstrated that benefiting from the higher doped drift region, SiC MOSFET has a larger SEB threshold voltage than Si MOSFET at low LET range. However, it is the other way around at high LET range, which is attributed to the thicker epitaxy of Si MOSFET. The introduction of buffer layer to enhance the SEB hardness is also discussed. Results indicate that a thicker buffer layer is required for SiC MOSFET to enlarge the SOA, resulting in a more serious degradation of the specific ON-resistance (${R}_{ \mathrm{\scriptscriptstyle ON},\textsf {sp}}$). Consequently, other hardening solutions need to be further explored to ensure the safe operation of SiC MOSFET in space applications. [ABSTRACT FROM AUTHOR]
- Published
- 2019
- Full Text
- View/download PDF
18. An Improved 4H-SiC Trench-Gate MOSFET With Low ON-Resistance and Switching Loss.
- Author
-
Tian, Kai, Hallen, Anders, Qi, Jinwei, Ma, Shenhui, Fei, Xinxing, Zhang, Anping, and Liu, Weihua
- Subjects
METAL oxide semiconductor field-effect transistors ,ENERGY dissipation ,FIELD-effect transistors ,BREAKDOWN voltage ,LOGIC circuits - Abstract
In this paper, an improved 4H-SiC U-shaped trench-gate metal–oxide–semiconductor field-effect transistors (UMOSFETs) structure with low ON-resistance (${R}_{ \mathrm{\scriptscriptstyle ON}}$) and switching energy loss is proposed. The novel structure features an added n-type region, which reduces ON-resistance of the device significantly while maintaining the breakdown voltage (${V}_{\textsf {BR}}$). In addition, the gate of the improved structure is designed as a p-n junction to reduce the switching energy loss. Simulations by Sentaurus TCAD are carried out to reveal the working mechanism of this improved structure. For the static performance, the ON-resistance and the figure of merit (FOM $= {V}_{\textsf {BR}}^{\textsf {2}}/{R}_{ \mathrm{\scriptscriptstyle ON}}$) of the optimized structure are improved by 40% and 44%, respectively, as compared to a conventional trench MOSFET without the added n-type region and modified gate. For the dynamic performance, the turn-on time (${T}_{ \mathrm{\scriptscriptstyle ON}}$) and turn-off time (${T}_{ \mathrm{\scriptscriptstyle OFF}}$) of the proposed structure are both shorter than that of the conventional structure, bringing a 43% and 30% reduction in turn-on energy loss and total switching energy loss (${E}_{\mathbf {SW}}$). [ABSTRACT FROM AUTHOR]
- Published
- 2019
- Full Text
- View/download PDF
19. Influence of Humidity on the Performance of Composite Polymer Electrolyte-Gated Field-Effect Transistors and Circuits.
- Author
-
Cadilha Marques, Gabriel, von Seggern, Falk, Dehm, Simone, Breitung, Ben, Hahn, Horst, Dasgupta, Subho, Tahoori, Mehdi B., and Aghassi-Hagmann, Jasmin
- Subjects
METAL oxide semiconductor field-effect transistors ,FIELD-effect transistors ,TRANSISTOR circuits ,HUMIDITY ,POLYELECTROLYTES ,SUPERIONIC conductors - Abstract
In the domain of printed electronics (PE), field-effect transistors (FETs) with an oxide semiconductor channel are very promising. In particular, the use of high gate-capacitance of the composite solid polymer electrolytes (CSPEs) as a gate-insulator ensures extremely low voltage requirements. Besides high gate capacitance, such CSPEs are proven to be easily printable, stable in air over wide temperature ranges, and possess high ion conductivity. These CSPEs can be sensitive to moisture, especially for high surface-to-volume ratio printed thin films. In this paper, we provide a comprehensive experimental study on the effect of humidity on CSPE-gated single transistors. At the circuit level, the performance of ring oscillators (ROs) has been compared for various humidity conditions. The experimental results of the electrolyte-gated FETs (EGFETs) demonstrate rather comparable currents between 30%–90% humidity levels. However, the shifted transistor parameters lead to a significant performance change of the RO frequency behavior. The study in this paper shows the need of an impermeable encapsulation for the CSPE-gated FETs to ensure identical performance at all humidity conditions. [ABSTRACT FROM AUTHOR]
- Published
- 2019
- Full Text
- View/download PDF
20. A Compact Model for Digital Circuits Operating Near Threshold in Deep-Submicrometer MOSFET.
- Author
-
Wang, Wenjie, Yu, Pingping, and Jiang, Yanfeng
- Subjects
DIGITAL electronics ,METAL oxide semiconductor field-effect transistors ,INTEGRATED circuits ,ENERGY consumption ,SEMICONDUCTOR devices - Abstract
Integrated circuits operated in the near-threshold region exhibit specific merit with high energy efficiency. A near-threshold model is highly required for the circuit design. In this paper, a near-threshold drain current model is proposed based on the surface inversion layer charge model for analyzing digital circuits. The short-channel effect in deep submicrometer is also included in the model. Moreover, the delay and energy parts based on the near-threshold drain current model are derived and integrated in the model. Two process design kits (PDKs) are used for parameter extraction to demonstrate the feasibility of the proposed model. The results show that the proposed model can be used for the near-threshold circuit calculation, with the benefit of high accuracy. [ABSTRACT FROM AUTHOR]
- Published
- 2019
- Full Text
- View/download PDF
21. Effect of Substrate Transfer on Performance of Vertically Stacked Ultrathin MOS Devices.
- Author
-
Nittala, Pavani Vamsi Krishna, Sahoo, Krutikesh, Bhat, Navakanta, Bhat, K.N., and Sen, Prosenjit
- Subjects
THIN films ,SILICON-on-insulator technology ,SEMICONDUCTOR wafer bonding ,STACKING interactions ,METAL oxide semiconductor field-effect transistors - Abstract
This paper presents a low-temperature process to transfer devices on ultrathin silicon layers from a parent substrate to a foreign substrate or stack. MOS devices were fabricated on silicon-on-insulator (SOI) wafer. The device wafer was then temporarily bonded on a carrier wafer. The handle layer was etched and the remaining ultrathin silicon device layer of ~1.4 $\mu \text{m}$ was transferred to a foreign substrate using permanent bonding. Here, we explored two different bonding approaches, namely, 1) the gold–indium (Au–In) transient liquid phase (TLP) bonding and 2) the epoxy bonding. We demonstrate the advantages of epoxy bonding method over the TLP method. The unique characteristic of this epoxy bonding approach is its capability to vertically stack multiple thin silicon layers. Furthermore, we demonstrate three-layer stacking of the ultrathin silicon layers with functional metal–oxide–semiconductor field-effect transistors in each layer. Electrical characterization results of nMOS/pMOS devices in each layer is presented and compared for before and after transfer. Changes in measured device performance before and after stacking are studied using simulations. The maximum process temperature in this approach is 150 °C, which is considerably lower than those reported in the literature. This result demonstrates the feasibility of multilayer low-temperature stacking. [ABSTRACT FROM AUTHOR]
- Published
- 2019
- Full Text
- View/download PDF
22. Transadmittance Efficiency Under NQS Operation in Asymmetric Double Gate FDSOI MOSFET.
- Author
-
El Ghouli, Salim, Sallese, Jean-Michel, Juge, Andre, Scheer, Patrick, and Lallement, Christophe
- Subjects
METAL oxide semiconductor field-effect transistors ,GATES ,LOGIC circuits ,INTEGRATING circuits ,PERFORMANCE evaluation ,ELECTRIC lines - Abstract
The state-of-the-art RF and millimeter-wave circuits design requires accurate prediction of the nonquasi-static (NQS) effects at high frequency for all levels of channel inversion. This paper provides a practical insight to help high-frequency performance assessment of ultrathin body and box fully depleted silicon-on-insulator MOSFETs through a powerful frequency normalization scheme. Frequency dependence of small signal characteristics derived from experimental S-parameters is analyzed and reveals that the transconductance efficiency (${g}_{\textsf {m}}/{I}_{\textsf {D}}$) concept, already adopted as a low-frequency analog figure-of-merit (FoM), can be generalized to high frequency, including under asymmetric operation. We report that the normalized frequency dependence of the generalized transadmittance efficiency (${y}_{\textsf {m}}/{I}_{\textsf {D}}$) FoM only depends on the mobility and inversion coefficient. In addition, this approach is also used to extract essential parameters such as the critical NQS frequency ${f}_{\textsf {NQS}}$. [ABSTRACT FROM AUTHOR]
- Published
- 2019
- Full Text
- View/download PDF
23. Investigation on the Self-Sustained Oscillation of Superjunction MOSFET Intrinsic Diode.
- Author
-
Xue, Peng, Maresca, Luca, Riccio, Michele, Breglio, Giovanni, and Irace, Andrea
- Subjects
METAL oxide semiconductor field-effect transistors ,OSCILLATIONS ,DIODES ,HIGH voltages ,PIN diodes ,ELECTRIC inductance - Abstract
This paper presents the analyses on the self-sustained oscillation of superjunction MOSFET intrinsic diode. At first, the characteristics of the self-sustained oscillation for the superjunction MOSFET intrinsic diode are identified by the double-pulse switching test. The test results show that the self-sustained oscillation with significant self-amplification phenomenon can be triggered during the reverse recovery transient of superjunction MOSFET intrinsic diode. Based on the Sentaurus TCAD simulation, the self-sustained oscillation is reproduced. The simulation results reveal the root cause of the self-sustained oscillation. Due to the snappy reverse recovery of superjunction MOSFET intrinsic diode, the steep slope of diode snap off current can generate high voltage across the common source inductance, which drives the gate–source voltage and turns on the high-side MOSFET. The unexpected MOSFET turn-on can, in return, enhance the steepness of the current slope when the diode snap off. This leads to a positive feedback process and self-sustained oscillation is generated. In the end, based on the theoretical analyses and experimental results, the necessary methods that can suppress the oscillation are presented. [ABSTRACT FROM AUTHOR]
- Published
- 2019
- Full Text
- View/download PDF
24. Eight-FinFET Fully Differential SRAM Cell With Enhanced Read and Write Voltage Margins.
- Author
-
Salahuddin, Shairfe Muhammad and Chan, Mansun
- Subjects
METAL oxide semiconductor field-effect transistors ,STATIC random access memory ,CMOS logic circuits ,COMPLEMENTARY metal oxide semiconductors ,ELECTRON transport ,ELECTRON mobility - Abstract
An eight-FinFET fully differential SRAM cell is proposed in this paper to achieve stronger data stability and enhanced write ability. The p-type transistors are used for data access during read operations and transmission gates are employed to force new data into the cell during write operations. At the nominal process corner, the proposed SRAM cell enhances the read data stability, write voltage margin, and write data transfer speed by up to $2.7\times $ , 15.8%, and 76%, respectively, while consuming similar leakage power as compared with the previously published six-FinFET fully differential SRAM cells in 15-nm FinFET technology. Under isodata stability, the proposed SRAM cell allows the lowering of the power supply voltage by up to 44.3% as compared with the other SRAM cells that are investigated in this paper. [ABSTRACT FROM AUTHOR]
- Published
- 2015
- Full Text
- View/download PDF
25. Investigation of Backgate-Biasing Effect for Ultrathin-Body III-V Heterojunction Tunnel FET.
- Author
-
Fan, Ming-Long, Hu, Vita Pi-Ho, Chen, Yin-Nien, Hsu, Chih-Wei, Su, Pin, and Chuang, Ching-Te
- Subjects
LOGIC circuits ,HETEROJUNCTIONS ,METAL oxide semiconductor field-effect transistors ,ELECTRONIC modulation ,ELECTRIC currents - Abstract
This paper investigates the impact of backgate biasing ( VBS ) on the drain current ( ID ) of ultrathin-body III-V heterojunction tunnel FET (HTFET). Compared with homojunction TFET and III-V/Ge MOSFET, this paper indicates that HTFET exhibits significantly higher I\mathrm{{\scriptstyle OFF}} ( ID at VGS = 0 V and VDS=0.5 V) modulation efficiency and the influence of VBS rapidly decreases with increasing VGS . In addition, it is observed that the change of source available states with VBS determines the ID modulation efficiency of p-type HTFET (pHTFET). Depending on the source doping concentration and operating VGS , the ID of HTFET under forward VBS can be anomalously smaller than that at VBS=0 V. Furthermore, the impacts of source/drain doping concentrations and junction properties are discussed and shown to be critical in determining the ID modulation efficiency of HTFET. We find that, under controlled ambipolar current, reverse backgate biasing can be utilized to suppress the I\mathrm{{\scriptstyle OFF}} of HTFET, and the modulation efficiency increases with decreasing source doping concentration. Our study may provide insights for device/circuit designs with advanced TFET technologies. [ABSTRACT FROM PUBLISHER]
- Published
- 2015
- Full Text
- View/download PDF
26. A Fully Analytical Current Model for Tunnel Field-Effect Transistors Considering the Effects of Source Depletion and Channel Charges.
- Author
-
Lyu, Zhijun, Lu, Hongliang, Zhang, Yuming, Zhang, Yimen, Lu, Bin, Cui, Xiaoran, and Zhao, Yingxiang
- Subjects
QUANTUM tunneling ,SURFACE potential ,TUNNEL field-effect transistors ,ANALYTICAL mechanics ,METAL oxide semiconductor field-effect transistors - Abstract
In this paper, a universal analytical current model for a double-gate Si-based tunnel field-effect transistor (TFET) is presented considering the effects of charges in source depletion region and channel. An accurate surface potential model is developed first by solving the pseudo-2-D Poisson equations in the depletion regions, and then is used to calculate the drain tunneling current. The modeling results match well with that obtained from the Technology computer-aided design simulations under various biasing conditions, which indicate that the analytical current model would be very helpful for the further TFET-based circuits design. Furthermore, the influence of the source depletion is also studied, and the presented model with considering the source depletion region and the channel inversion charges is proved to be much more accurate than that ignoring the source depletion. [ABSTRACT FROM AUTHOR]
- Published
- 2018
- Full Text
- View/download PDF
27. Failure of Switching Operation of SiC-MOSFETs and Effects of Stacking Faults on Safe Operation Area.
- Author
-
Fujita, Ryusei, Tani, Kazuki, Konishi, Kumiko, and Shima, Akio
- Subjects
METAL oxide semiconductor field-effect transistors ,SILICON carbide ,ELECTRIC potential ,ELECTRIC circuits ,ELECTRICAL engineering - Abstract
When developing silicon carbide (SiC) devices, the reliability of the internal body diode is an important issue. Stacking faults (SFs) are expanded from basal plane defects by using a body diode. Although it is well known that ON-voltage degradation occurs due to SFs, their effects on dynamic reliability have not been studied well. Furthermore, including the effects of SFs, there are not many reports about the dynamic reliability of SiC-MOSFETs. In this paper, a double-pulse switching test using 3.3-kV SiC-MOSFETs was carried out to clarify the failure mechanism of the switching operation of SiC-MOSFETs and effects of SFs on the safe operation area (SOA). Before the switching test, current stress was applied to the body diode of the devices under test (DUTs) to expand the SFs. The circuit configuration was half-bridge type, and a double-pulse gate signal was applied to the lower arm DUT. The switching voltage was 1.8 kV, and the switching current increased at about 8-A steps to failure. As a result, reverse recovery SOA (RRSOA) reliability decreased depending on the amount of SFs in the SiC-MOSFET. Because RRSOA failure was caused by avalanche due to the hole concentration during reverse recovery and the SFs raised local current density, reverse bias SOA (RBSOA) hardly decreased even if SFs containing SiC-MOSFETs were used. This is because RBSOA failure was caused by degradation of the gate isolation layer due to overheating and the temperature coefficient of the SFs electric resistance indicated negative. [ABSTRACT FROM AUTHOR]
- Published
- 2018
- Full Text
- View/download PDF
28. A Study on the Impact of Channel Mobility on Switching Performance of Vertical GaN MOSFETs.
- Author
-
Ji, Dong, Li, Wenwen, and Chowdhury, Srabanti
- Subjects
GALLIUM nitride ,SEMICONDUCTORS ,METAL oxide semiconductor field-effect transistors ,ELECTRIC potential ,ELECTRON mobility - Abstract
This paper presents a comparison of switching performances between the in-situ oxide, gallium nitride (GaN) interlayer FET (OG-FET) and the conventional GaN metal–oxide–semiconductor FET (MOSFET), and explores the influence of the channel electron mobility on the device switching performance. GaN OG-FET is a novel structure with a pristine GaN layer grown between the gate oxide and the p-GaN enhancing the channel mobility up to 185 cm2/ $\text {V}\cdot \text {s}$ , which is over $3{\times}$ larger than that of the typical reported value (50 cm2/ $\text {V}\cdot \text {s}$) in GaN MOSFET. Owing to the high channel electron mobility, the GaN OG-FET showed a switching loss 30% lower than that of the conventional GaN trench MOSFET. Our results indicate that GaN OG-FET has the potential to attain greater efficiency, particularly at higher frequencies, showing a possible patch toward megahertz range conversions. [ABSTRACT FROM AUTHOR]
- Published
- 2018
- Full Text
- View/download PDF
29. Investigation of Geometry Dependence of Thermal Resistance and Capacitance in RF SOI MOSFETs.
- Author
-
Chen, Zhanfei, Sun, Lingling, Liu, Jun, Su, Guodong, and Zhou, Wenyong
- Subjects
ELECTRONIC circuits ,INTEGRATED circuits ,THERMAL resistance ,METAL oxide semiconductor field-effect transistors ,THERMAL conductivity - Abstract
According to the thermal theory, the self-heating effect is equivalent to an R–C thermal equivalent circuit. Based on a small-signal equivalent circuit analysis, an analytical method to extract the thermal resistance and capacitance for RF silicon-on-insulator (SOI) MOSFETs is proposed in this paper. The geometry dependence of the thermal resistance and capacitance is investigated by using this method. The method is verified by using RF partial depletion-SOI process. The results show that the thermal resistance decreases and the thermal capacitance increases as the effective channel area increases. A simple equation to estimate the thermal characteristics is proposed to help optimize the device structure and circuit design for application. This method is easy to scale and adjust to devices with different dimensions and fabrication processes. [ABSTRACT FROM AUTHOR]
- Published
- 2018
- Full Text
- View/download PDF
30. Piecewise Linear Approximation for Extraction of JFET Resistance in SiC MOSFET.
- Author
-
Yang, Tongtong, Huang, Runhua, and Bai, Song
- Subjects
METAL oxide semiconductor field-effect transistors ,SILICON carbide ,SIMULATION methods & models ,ELECTRIC potential ,SEMICONDUCTOR devices - Abstract
This paper proposes an accurate modeling method to inspect the resistance of JFET region in a silicon carbide (SiC) MOSFET in which piecewise linear approximation of doping profile of the p-well is utilized to simplify the calculation process. With depletion width and scatter width both considered, the newly developed model could obtain the JFET resistance more accurately than the conventional models reported. Sentaurus TCAD simulations and experimental studies are performed to verify the accuracy of the proposed model method. Additional nitrogen implantations for the JFET region are also included to further demonstrate the accuracy of the model. The developed model could help analyze the percent of JFET resistance in the total device on-state resistance, thus providing a guideline for the optimization of SiC MOSFETs. [ABSTRACT FROM AUTHOR]
- Published
- 2018
- Full Text
- View/download PDF
31. Charge-Based Modeling of Transition Metal Dichalcogenide Transistors Including Ambipolar, Trapping, and Negative Capacitance Effects.
- Author
-
Yadav, Chandan, Rastogi, Priyank, Zimmer, Thomas, and Chauhan, Yogesh Singh
- Subjects
TRANSITION metals ,FIELD-effect transistors ,METAL oxide semiconductor field-effect transistors ,SEMICONDUCTORS ,INTEGRATED circuits - Abstract
In this paper, we present a charge-based compact model for transition metal dichalcogenide (TMD)-based thin-channel field-effect transistor. In model development, first, charge densities at the source and drain terminals are calculated in terms of the applied gate and drain voltages. Calculated charge densities are then used to develop a charge-based drain-current model. Effects of interface traps, ambipolar current behavior, and negative capacitance are then included in the developed drain-current model in terms of charge densities. Predictions of the proposed model are verified by the simulation and experimental data of the TMD channel material-based n-type and p-type MOSFETs. [ABSTRACT FROM AUTHOR]
- Published
- 2018
- Full Text
- View/download PDF
32. Sub-10-nm-Diameter InGaAs Vertical Nanowire MOSFETs: Ni Versus Mo Contacts.
- Author
-
Zhao, Xin, Heidelberger, Christopher, Fitzgerald, Eugene A., Lu, Wenjie, Vardi, Alon, and del Alamo, Jesus A.
- Subjects
METAL oxide semiconductor field-effect transistors ,FIELD-effect transistors - Abstract
Recently, sub-10-nm-diameter InGaAs vertical nanowire (VNW) MOSFETs have been demonstrated. The key to this achievement was the use of Ni for the top ohmic contact. In this paper, we present a detailed study of the impact of Ni and Mo contacts on the electrical characteristics of highly scaled InGaAs VNW MOSFETs. Sequential annealing experiments are presented that reveal the optimum temperature for each type of contact. A negative temperature dependence of the ON-resistance of 7-nm-diameter Ni-contacted devices suggests the existence of an energy barrier. We also observe an unexpected transconductance and drain-induced barrier loweirng (DIBL) dependence on transistor diameter in Ni-contacted devices as well as abnormal DIBL asymmetry to swapping source and drain. All these results can be explained by Ni diffusing down the nanowire during the contact annealing process, reducing the effective channel length, and creating a Schottky-barrier drain. [ABSTRACT FROM AUTHOR]
- Published
- 2018
- Full Text
- View/download PDF
33. Benchmarking of 3-D MOSFET Architectures: Focus on the Impact of Surface Roughness and Self-Heating.
- Author
-
Badami, O., Lizzit, D., Driussi, F., Palestri, P., and Esseni, D.
- Subjects
METAL oxide semiconductor field-effect transistors ,FIELD effect transistor switches - Abstract
Tremendous improvements in the fabrication technology have allowed to scale the physical dimensions of the transistors and also to develop different promising 3-D architectures that may allow continuing Moore’s law. In this paper, we perform a comparative delay analysis of different 3-D device architectures and study the impact of surface roughness and self-heating on the on-current using a comprehensive in-house simulation framework comprising Schrödinger, Poisson, and Boltzmann transport equation solvers and comprising relevant scattering mechanisms and self-heating. Our results highlight that parasitic capacitance can alter the relative ranking of the architectures from delay point of view. We demonstrate that surface roughness can cause architecture and material-dependent current degradation, and hence, it is necessary to account for it in simulation-based benchmarking different architectures. [ABSTRACT FROM AUTHOR]
- Published
- 2018
- Full Text
- View/download PDF
34. Cryogenic MOS Transistor Model.
- Author
-
Beckers, Arnout, Jazaeri, Farzan, and Enz, Christian
- Subjects
METAL oxide semiconductor field-effect transistors ,CRYOGENICS - Abstract
This paper presents a physics-based analytical model for the MOS transistor operating continuously from room temperature down to liquid-helium temperature (4.2 K) from depletion to strong inversion and in the linear and saturation regimes. The model is developed relying on the 1-D Poisson equation and the drift-diffusion transport mechanism. The validity of the Maxwell–Boltzmann approximation is demonstrated in the limit to 0 K as a result of dopant freezeout in cryogenic equilibrium. Explicit MOS transistor expressions are then derived, including incomplete dopant ionization, bandgap widening, mobility reduction, and interface charge traps. The temperature dependence of the interface trapping process explains the discrepancy between the measured value of the subthreshold swing and the thermal limit at deep-cryogenic temperatures. The accuracy of the developed model is validated by experimental results on long devices of a commercial 28-nm bulk CMOS process. The proposed model provides the core expressions for the development of physically accurate compact models dedicated to low-temperature CMOS circuit simulation. [ABSTRACT FROM AUTHOR]
- Published
- 2018
- Full Text
- View/download PDF
35. Modeling of Drain Electric Flux Passing Through the BOX Layer in SoI MOSFETs—Part I: Preparation for Modeling Based on Conformal Mapping.
- Author
-
Yamada, Tatsuya, Hanajiri, Tatsuro, and Toyabe, Toru
- Subjects
METAL oxide semiconductor field-effect transistors ,SILICON-on-insulator technology ,ELECTRIC flux ,CONFORMAL mapping ,MATHEMATICAL models - Abstract
Silicon-on-insulator (SoI) technology has been reported as a technique to improve electrical characteristics over those of bulk MOSFETs. However, this approach results in the disadvantage of increased drain-induced barrier lowering (DIBL) due to drain electric flux (or field) passing through the buried oxide (BOX) layer. Against such a background, the development of a method to easily estimate the amount of this electric flux is expected to support the prediction of BOX-related DIBL. This paper involved the investigation of a model-derived analytically using conformal mapping techniques to represent the amount of flux in subthreshold regions of ground-plane SoI MOSFETs. To create the model, this paper was divided into two parts. In Part I, as preparation for model development, the relationships between coordinates in MOSFETs and potential/stream function were derived using conformal mapping, and related validity was verified. In Part II, the model’s development was considered based on these relationships, and its validity was also verified. [ABSTRACT FROM PUBLISHER]
- Published
- 2014
- Full Text
- View/download PDF
36. Performance Benchmarking and Effective Channel Length for Nanoscale InAs, In0.53Ga0.47As , and sSi n-MOSFETs.
- Author
-
Lizzit, Daniel, Esseni, David, Palestri, Pierpaolo, Osgnach, Patrik, and Selmi, Luca
- Subjects
METAL oxide semiconductor field-effect transistors ,INDIUM arsenide ,NANOSTRUCTURED materials ,ELECTRIC potential ,MONTE Carlo method ,LOGIC circuits - Abstract
Thanks to the high electron velocities, III–V semiconductors have the potential to meet the challenging ITRS requirements for high performance for sub-22-nm technology nodes and at a supply voltage approaching 0.5 V. This paper presents a comparative simulation study of ultrathin-body InAs, In0.53Ga0.47As , and strained Si MOSFETs, by using a comprehensive semiclassical multisubband Monte Carlo (MSMC) transport model. Our results show that: 1) due to the finite screening length in the source-drain regions, III–V and Si nanoscale MOSFETs with a given gate length (L{G}) may have a quite different effective channel length (Leff) ; 2) the difference in Leff provides a useful insight to interpret the performance comparison of III–V and Si MOSFETs; and 3) the engineering of the source-drain regions has a remarkable influence on the overall performance of nanoscale III–V MOSFETs. [ABSTRACT FROM AUTHOR]
- Published
- 2014
- Full Text
- View/download PDF
37. Analysis of Harmonic Distortion in UDG-MOSFETs.
- Author
-
Dutta, Arka, Koley, Kalyan, Saha, Samar K., and Sarkar, Chandan Kumar
- Subjects
METAL oxide semiconductor field-effect transistors ,HARMONIC distortion (Physics) ,PERMITTIVITY ,PERFORMANCE evaluation ,RADIO frequency ,ELECTRIC admittance - Abstract
In this paper, the harmonic distortion (HD) in the underlap double-gate MOSFETs (UDG-MOSFETs) with high-k spacers is analyzed. The HD occurs due to the nonlinearity in the device performance and therefore, a detailed analysis of the HD as a function of spacer dielectric constant (k) is critical to ensure device reliability for RF performance. In this paper, the analysis is performed for the primary components, the second-order distortion (HD2), and the third-order distortion (HD3) along with the total HD. The parameters analyzed for the HD study of the UDG-MOSFETs with high-k spacers are the drain current, the transconductance, and the transconductance generation factor. The results of the analysis suggest a reduction in the distortion phenomenon for the high-k spacer devices, thereby ensuring reliability of these devices for RF applications. Also, a detailed analysis of HD2 and HD3 as a function of k of the high-k spacers are performed using UDG-MOSFETs in cascode and differential amplifier circuits. [ABSTRACT FROM PUBLISHER]
- Published
- 2014
- Full Text
- View/download PDF
38. Ultrathin Body InGaAs MOSFETs on III-V-On-Insulator Integrated With Silicon Active Substrate (III-V-OIAS).
- Author
-
Lin, Jianqiang, Czornomaz, Lukas, Daix, Nicolas, Antoniadis, Dimitri A., and del Alamo, Jesus A.
- Subjects
METAL oxide semiconductor field-effect transistors ,INDIUM gallium arsenide ,ELECTRIC insulators & insulation ,QUANTUM wells ,ELECTRIC resistance ,THRESHOLD voltage - Abstract
Thin-body self-aligned InGaAs MOSFETs are fabricated on a III-V-On-Insulator structure on a silicon active substrate (III-V-OIAS). The p-type Si active substrate acts as a back gate that can modulate the threshold voltage and other electrical characteristics of the device. This paper explores the physics behind this effect through 2-D simulations and comparison with experiments. In the off-state, we find that the application of a positive body-to-source ( V\mathrm{ bs} ) voltage increases the subthreshold swing but reduces drain-induced barrier lowering. The first effect is related to the electron profile and the location of the centroid of electron charge in the channel while the second is closely associated with the modulation of a depletion region in the silicon substrate. In the on-state, the series resistance is observed to improve under positive V\mathrm{ bs} due to the increased accumulation of electrons in the extrinsic portion of the device. In addition, the channel mobility exhibits a two-branch behavior in its dependence on the average vertical electric field in the channel. This is explained by the different interfacial scattering that takes place at the front and back channel surfaces. This paper highlights the tradeoffs involved in attempting to exploit the body bias in the operation of QW-MOSFETs in III-V-On-Insulator with active substrate. [ABSTRACT FROM PUBLISHER]
- Published
- 2016
- Full Text
- View/download PDF
39. InGaAs Quantum-Well MOSFET Arrays for Nanometer-Scale Ohmic Contact Characterization.
- Author
-
Lin, J., Antoniadis, D. A., and del Alamo, J. A.
- Subjects
CONTACT resistance (Materials science) ,FILM resistors ,METAL oxide semiconductor field-effect transistors ,NANOCONTACTS ,INDIUM gallium arsenide ,QUANTUM wells - Abstract
We demonstrate InGaAs quantum-well (QW) MOSFET arrays with Mo contact lengths between 40 and 800 nm fabricated by a self-aligned process. A gate pitch of 150 nm is realized, which is the smallest at present for any type of InGaAs FET structure. Fabricated gated MOSFET arrays and gate-less arrays are used to study the properties of nanoscale ohmic contacts in InGaAs MOSFETs with different contact lengths. A three-layer resistive-network model is developed to analyze the contact electrical characteristics. From this paper, we extract a contact resistivity from Mo to n+ InGaAs of 8 \times 10^\mathrm -9~\Omega \cdot \mathrm cm^2 , and from n+ InGaAs to the QW channel of 2\times 10^\mathrm -8~\Omega \cdot \text cm^2 . When benchmarked with other ohmic contact technologies for n-type InGaAs MOSFETs, our refractory metal contact approach represents the lowest film resistivity and is among the lowest contact resistivity that has been demonstrated. The contact model developed here infers a contact resistance from the Mo contact to the channel of 260 \Omega \cdot \mu \textm for a contact length of Lc=10 nm. This suggests that further research on low-resistance ohmic contacts is required before InGaAs MOSFETs can deliver the required performance. [ABSTRACT FROM PUBLISHER]
- Published
- 2016
- Full Text
- View/download PDF
40. Channel Profile Design of \textE\delta DC MOSFET for High Intrinsic Gain and Low VT Mismatch.
- Author
-
Sengupta, Sarmista and Pandit, Soumya
- Subjects
METAL oxide semiconductor field-effect transistors ,METAL oxide semiconductors ,DIRECT current in electric power distribution ,DIRECT currents ,VOLTAGE-frequency converters ,EQUIPMENT & supplies - Abstract
In this paper, we present a systematic procedure for the design of a channel profile of an epitaxial delta doped channel ( \textE\delta DC) MOS transistor so that the intrinsic gain ( Av ) is high and the threshold voltage ( VT ) mismatch is low. Analytical study shows that a tradeoff relation exists between low VT mismatch and high AV with respect to the thickness of the channel region. Therefore, careful selection of the design parameters is essential in order to have an optimum performance. The performance characteristics of the designed device are subsequently verified through Technology Computer Aided Design simulations. In order to demonstrate the benefits of using optimized \textE\delta DC transistor, we compare its performance with that of a reference deeply depleted channel MOS transistor. The performance improvement of using optimized \textE\delta DC transistor with respect to the chosen objectives is clearly explained. [ABSTRACT FROM AUTHOR]
- Published
- 2016
- Full Text
- View/download PDF
41. An Optimized Structure of 4H-SiC U-Shaped Trench Gate MOSFET.
- Author
-
Wang, Ying, Tian, Kai, Hao, Yue, Yu, Cheng-Hao, and Liu, Yan-Juan
- Subjects
METAL oxide semiconductor field-effect transistors ,ELECTROMAGNETIC shielding ,DOPING agents (Chemistry) ,BREAKDOWN voltage ,SILICON carbide - Abstract
In this paper, an optimized structure of 4H-SiC U-shaped trench gate MOSFET (UMOSFET) with low resistance is proposed. The optimized structure adds an n-type region, wrapping the p+ shielding region incorporated at the bottom of the trench gate. The depletion region formed by the p+ shielding region reduces greatly for the high dopant concentration of the added region. This added region also conducts electrons downward and expands the electrons to the bottom of the p+ shielding region. We discussed the influence of dopant concentration and the width of the added region on the breakdown voltage (BV) and the ON-resistance in this paper. A reasonable size and an optimized concentration were chosen for the added region in our simulation. The channel inversion layer mobility was set to 50 cm ^2 /Vs, and the specific ON-resistance and the BV were 1.64 \textm\Omega \cdot cm^2 ( V\mathrm {GS}= 15 V, V\mathrm {DS}= 1 V, and no substrate resistance was included) and 891 V, respectively, using the numerical simulation. [ABSTRACT FROM AUTHOR]
- Published
- 2015
- Full Text
- View/download PDF
42. Material Limit of Power Devices—Applied to Asymmetric 2-D Superjunction MOSFET.
- Author
-
Kang, H. and Udrea, F.
- Subjects
METAL oxide semiconductor field-effect transistors ,JUNCTION gate field effect transistors ,ELECTRON mobility ,ELECTRIC fields ,POISSON'S equation - Abstract
In spite of the reporting of several mathematical approaches dealing with the behavior of the superjunction MOSFET’s specific resistance, a study for the asymmetrical pillar (when the width of the n-pillar and the p-pillar are not the same at a given cellpitch) has not been carried out yet. When the width of one of the pillar (say n-pillar) is modified, the doping concentration (say donor) should be changed to maintain a charge balance condition. This in turn, changes the width of the depletion region, due to the parasitic JFET effect and as a result the effective on-state conduction path. This raises the question whether the best tradeoff between the specific on-state resistance and the breakdown voltage could be achieved by employing the conventional assumption of the same width of the n and p pillars. This paper clarifies the best option for the width of each pillar when designing a superjunction MOSFET and adapts the figures of merit to take into account the asymmetrical superjunction cell. [ABSTRACT FROM AUTHOR]
- Published
- 2018
- Full Text
- View/download PDF
43. Raised Source/Drain Germanium Junctionless MOSFET for Subthermal OFF-to-ON Transition.
- Author
-
Gupta, Manish and Kranti, Abhinav
- Subjects
METAL oxide semiconductor field-effect transistors ,ELECTRIC properties of germanium ,IMPACT ionization ,LOGIC circuits ,QUANTUM tunneling - Abstract
This paper reports the significance of device architecture to enhance impact ionization (I.I.) resulting in steep increase in the current from OFF- to ON-state. Recognizing that the area over which I.I. occurs is a key factor governing impact generated power per unit volume in the semiconductor film, we use raised source/drain (RSD) architecture to achieve sub-60-mV/decade subthreshold swing (S-swing) in germanium (Ge) junctionless (JL) devices at drain bias ( ${V}_{\text {ds}}$ ) of 0.9 V. The performance of RSD Ge JL device is compared with double-gate Ge JL transistor to highlight the occurrence of subthermal S-swing <5 mV/decade in RSD topology. The impact of band-to-band tunneling (BTBT) on the switching characteristics shows that RSD JL device with relatively thicker side oxide can effectively suppress BTBT while enhancing I.I. The influence of parasitic capacitance due to RSD regions and vertical doping gradient is also analyzed. Results highlight new viewpoints for the design of RSD Ge JL MOSFETs with channel doping $({N}_{\text {ch}}) \ge {5}\times {10}^{18}$ cm−3 to facilitate sharp current transition. [ABSTRACT FROM AUTHOR]
- Published
- 2018
- Full Text
- View/download PDF
44. Ultrathin Vapor--Liquid--Solid Grown Titanium Dioxide-II Film on Bulk GaAs Substrates for Advanced Metal--Oxide--Semiconductor Device Applications.
- Author
-
Sikdar, Subhrajit, Chattopadhyay, Sanatan, Bhunia, Satyaban, Das, Anindita, Chowdhury, Basudev Nag, and Saha, Rajib
- Subjects
METAL oxide semiconductor field-effect transistors ,TITANIUM dioxide films ,THIN films ,X-ray diffraction ,ATOMIC force microscopy - Abstract
In this paper, a high-quality crystalline thin film (~10 nm) of titanium dioxide (TiO2-II) phase is grown on p-GaAs (100) substrate by employing the vapor--liquid--solid method. The formation of crystalline TiO
2 -II films is confirmed by X-ray diffraction study. A very small rms surface roughness of ~1 nm has been measured from atomic force microscopy. The capacitance--voltage characteristics of Al/TiO2 -II/GaAs metal--oxide--semiconductor (MOS) capacitor indicate the growth of excellent thin film of TiO2 -II phase with high effective dielectric constant of 28, 35, 65, and 14 for the as-grown and 600 °C, 625 °C, and 650 °C annealed samples, respectively. An effective oxide thickness of ~0.7 nm, a negligible hysteresis of 10 mV, very small frequency dispersion of 3.5%, and a reduced gate leakage current of ~10-13 A/μm² at +2 V are achieved due to annealing in the temperature range of 600 °C-625 °C. Thus, this paper provides a cost-effective novel alternative technique to grow high-quality TiO2 -II films on GaAs substrate which may be used as the reliable high-k gate dielectrics on III-V semiconductor-based MOS devices and circuits. [ABSTRACT FROM AUTHOR]- Published
- 2018
- Full Text
- View/download PDF
45. A High-Performance Gate Engineered InGaN Dopingless Tunnel FET.
- Author
-
Xiaoling Duan, Jincheng Zhang, Shulong Wang, Yao Li, Shengrui Xu, and Yue Hao
- Subjects
SEMICONDUCTORS ,TUNNEL field-effect transistors ,METAL oxide semiconductor field-effect transistors ,INTEGRATED circuits ,ELECTRONS ,SILICON - Abstract
A gate engineered InGaN dopingless tunnel FET (DL-TFET) using the charge plasma concept is proposed and investigated by silvaco Atlas simulation. In
0.75 Ga0.25 N is a direct gap semiconductor, and the effective tunneling mass of electron and hole is smaller than that of silicon, which induces that the drain current and average subthreshold swing (SSavg ) of InGaN DL-TFET improve 1.3 x 10² times and 51.1% than that of Si DL-TFET at the overdrive voltage of 0.5 V, respectively. What is more, better device performances are achieved by gate engineering with appropriate "In" fraction, proper space between the gate and source (Lgs ), and appropriate tunneling gate work function (ΦTG ). The direct-current, RF, and energy-efficient performance studies show that SSavg of 7.9 mV/dec, an on-state current (ION ) of 8.02 x 10-5 A/µm, a cutoff frequency (fT ) of 119 GHz, and an energy delay product of 0.64 fJ-ps/µm can be obtained in the proposed TFET. This paper indicates that the gate engineered InGaN DL-TFET is a promising TFET for low-power RF and digital logic applications. [ABSTRACT FROM AUTHOR]- Published
- 2018
- Full Text
- View/download PDF
46. A Model for Gate-Underlap-Dependent Short-Channel Effects in Junctionless MOSFET.
- Author
-
Jaiswal, Nivedita and Kranti, Abhinav
- Subjects
METAL oxide semiconductor field-effect transistors ,QUANTUM confinement effects ,ELECTRON mobility ,SILICON films ,DOPING agents (Chemistry) - Abstract
In this paper, we investigate the impact of gate-source/drain underlap on short-channel behavior of junctionless (JL) transistor through a quasi-analytical model and 2-D numerical simulations. The proposed five-region model for potential is developed for the symmetric mode operation of double-gate (DG) JL MOSFET in the subthreshold regime, to predict and minimize short-channel effects (SCEs) using the optimum design of underlap regions. The five-region model can be transformed into four or three regions to incorporate the possible dependence of biases, doping, and gate workfunction with the underlap length. The parameters indicating SCEs can also be extracted using an analytical approximation for sub-threshold drain current. The results from the proposed model are in reasonable agreement with simulation data. Analyses show that underlap length is a critical parameter to restrict the lateral extension of depletion region into the ungated portion. With increasing the underlap length, SCEs improve prominently for moderate doping concentration (10
18 cm-3 ). The improvement in SCEs ceases once the device achieves the maximum lateral extension of the depletion region. This paper provides the physical insights into the optimal use of underlap region in nanoscale JL devices for suppressing SCEs. [ABSTRACT FROM AUTHOR]- Published
- 2018
- Full Text
- View/download PDF
47. Bulk FinFET EOT Extraction from Accumulation Capacitance Measurements.
- Author
-
Hiblot, Gaspard
- Subjects
FIELD-effect transistors ,METAL oxide semiconductor field-effect transistors ,VALENCE bands ,ELECTRIC capacity ,SIMULATION methods & models ,EXPERIMENTS ,SURFACE potential - Abstract
In this paper, a new method for equivalent oxide thickness extraction from accumulation capacitance measurements is proposed, which is suitable for fully depleted channels with a body contact such as bulk fin field-effect transistor (FinFET) devices. First, the limitation of the previous approaches reported in the literature is discussed. A new implicit relationship between the semiconductor charge and the surface potential taking into account the increase in the sub-band energies above the conduction/valence band edge is proposed and utilized as a basis for the new extraction method. The efficiency of this method is tested through experimental measurements on a FinFET capacitance and TCAD simulations. [ABSTRACT FROM AUTHOR]
- Published
- 2018
- Full Text
- View/download PDF
48. Effective Current Model for Inverter-Transmission Gate Structure and Its Application in Circuit Design.
- Author
-
Sharma, Arvind, Bulusu, Anand, and Alam, Naushad
- Subjects
TRAJECTORY optimization ,NAND gates ,METAL oxide semiconductor field-effect transistors ,COMPLEMENTARY metal oxide semiconductors ,TRANSISTORS - Abstract
In this paper, we present an effective switching current model ( I\textsf {eff} ) for inverter followed by a transmission gate structure (Inv-Tx) based on its switching trajectory. Unlike an inverter or NAND/NOR gates, where I\textsf {eff} depends only on nMOSFET (pMOSFET) current for a falling (rising) transition, it is a function of both nMOSFET and pMOSFET currents for an Inv-Tx cell. The proposed model is verified against HSPICE simulations for a wide range of supply voltages and fan-outs at different technology nodes (e.g., 180, 130, and 65 nm). The model predicts the transition delay values with an average (maximum) error of 7% (11%) compared with HSPICE simulations. Synopsys TCAD Sentaurus simulations at 32-nm technology node are also used to validate the basic model assumptions. To demonstrate the utility of our model, design of some representative circuits while incorporating layout-dependent effects and inverse-narrow-width effect is presented. Finally, we show that a 256X1 multiplexer and a static D-flip-flop, with their transistor sizes and layout, optimized using the proposed model improves the performance of these circuits significantly over the conventional design methodologies. [ABSTRACT FROM PUBLISHER]
- Published
- 2017
- Full Text
- View/download PDF
49. Device Simulation for Evaluating Effects of Inplane Biaxial Mechanical Stress on n-Type Silicon Semiconductor Devices.
- Author
-
Koganemaru, Masaaki, Yoshida, Keisuke, Ikeda, Toru, Miyazaki, Noriyuki, and Tomokage, Hajime
- Subjects
SIMULATION methods & models ,METAL oxide semiconductor field-effect transistors ,STRAINS & stresses (Mechanics) ,SILICON ,SCATTERING (Physics) ,ELECTRON mobility ,DIRECT currents ,SENSITIVITY analysis - Abstract
This paper presents a practical method of drift–diffusion device simulation for evaluating the effects of mechanical stress on n-type silicon semiconductor devices. The device simulation incorporates an electron mobility model for considering the effects of stress. In this paper, we focus on stress effects that are induced by applying inplane biaxial stress to the devices. Therefore, two physical phenomena that are attributed to mechanical stress are modeled in the electron mobility model, i.e., the changes in relative population and the momentum relaxation time (intervalley scattering) of electrons in conduction-band valleys. Stress-induced variations of direct-current characteristics on n-type metal–oxide–semiconductor (MOS) field-effect transistors are evaluated using a device simulation including the proposed electron mobility model. Then, the electron mobility model and the simulation method are verified by comparing with experimental results. It is demonstrated that experimental results can be reasonably estimated using this device simulation method. From discussions regarding the electron mobility model, it is suggested that the comprehensive stress sensitivity of MOS devices is larger than that of lightly doped silicon. [ABSTRACT FROM AUTHOR]
- Published
- 2011
- Full Text
- View/download PDF
50. Impact of Variation in Nanoscale Silicon and Non-Silicon FinFETs and Tunnel FETs on Device and SRAM Performance.
- Author
-
Agrawal, Nidhi, Liu, Huichu, Arghavani, Reza, Narayanan, Vijay, and Datta, Suman
- Subjects
NANOSILICON ,METAL oxide semiconductor field-effect transistors ,STATIC random access memory ,COMPOUND semiconductors ,SURFACE roughness - Abstract
One of the key challenges in scaling beyond 10-nm technology node is device-to-device variation. Variation in device performance, mainly threshold voltage, VT , inhibits VCC scaling. In this paper, we present a comprehensive study of process variations and sidewall roughness (SWR) effects in silicon (Si) bulk n-/p-FinFETs, In0.53Ga0.47As bulk n-FinFETs, germanium (Ge) bulk p-FinFETs, and gallium antimonide–indium arsenide (GaSb–InAs) staggered-gap heterojunction n-/p-tunnel FETs (HTFETs) using 3-D Technology Computer Aided Design numerical simulations. According to the sensitivity study, FinFET and tunnel FET (TFET) device parameters are highly susceptible to fin width, WFIN , and ultrathin body thickness, Tb , variations, respectively. TFETs show higher variation in device performance than FinFETs. A Monte Carlo study of SWR variation on n- and p-FinFETs shows higher 3\sigma \!(VT\,Lin ) of In0.53Ga0.47As bulk n- and Ge bulk p-FinFETs than their Si counterparts. Furthermore, to study the variation impact on memory circuits, we simulate 6T and 10T static random access memory (SRAM) cells with FinFETs and HTFETs, respectively. The probability distribution of read failure in SRAM cells at different supply voltages, VCC , shows that HTFETs require 10T SRAM cell architecture and less than 4% variation in Tb for their VCCmin to approach 200 mV. [ABSTRACT FROM AUTHOR]
- Published
- 2015
- Full Text
- View/download PDF
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.