509 results on '"Sangsig Kim"'
Search Results
2. Binarized neural network of diode array with high concordance to vector–matrix multiplication
- Author
-
Yunwoo Shin, Kyoungah Cho, and Sangsig Kim
- Subjects
Binarized neural network ,Multiply-accumulate ,Vector–matrix multiplication ,Gated p+-n-p-n+ diodes ,Positive-feedback loop mechanism ,Medicine ,Science - Abstract
Abstract In this study, a binarized neural network (BNN) of silicon diode arrays achieved vector–matrix multiplication (VMM) between the binarized weights and inputs in these arrays. The diodes that operate in a positive-feedback loop in their p+-n-p-n+ device structure possess steep switching and bistable characteristics with an extremely low subthreshold swing (below 1 mV) and a high current ratio (approximately 108). Moreover, the arrays show a self-rectifying functionality and an outstanding linearity by an R-squared value of 0.99986, which allows to compose a synaptic cell with a single diode. A 2 × 2 diode array can perform matrix multiply-accumulate operations for various binarized weight matrix cases with some input vectors, which is in high concordance with the VMM, owing to the high reliability and uniformity of the diodes. Moreover, the disturbance-free, nondestructive readout, and semi-permanent holding characteristics of the diode arrays support the feasibility of implementing the BNN.
- Published
- 2024
- Full Text
- View/download PDF
3. Stateful Logic Operation of Gated Silicon Diodes for In‐Memory Computing
- Author
-
Jaemin Son, Juhee Jeon, Kyoungah Cho, and Sangsig Kim
- Subjects
diode ,in‐memory computing ,positive feedback mechanism ,quasi‐nonvolatile memory ,stateful logic ,Electric apparatus and materials. Electric circuits. Electric networks ,TK452-454.4 ,Physics ,QC1-999 - Abstract
Abstract In‐memory computing significantly reduces workload and energy cost of data access in the traditional von Neumann computing architecture. Using various memristors, stateful logic is developed to realize in‐memory computing. However, memristors have encountered critical issues in terms of device variation and reliability, and therefore, fundamental device solutions are required to realize practical stateful logic. In this study, NAND, NOR, and half‐adder stateful logic operations of gated silicon diodes with a p+–n–p–n+ structure are demonstrated to achieve in‐memory computing. Gated diodes have bistable, steep switching, and quasi‐nonvolatile memory characteristics, enabling reliable stateful logic operation. The uniformity of their device characteristics overcomes the inherent stochastic characteristics of memristors that are widely researched for stateful logic. The sequential multiread logic operation simplifies the complex state logic scheme. In particular, a nondestructive half‐adder operation can be executed in five sequential steps using six parallel diodes. Thus, the stateful logic of gated diodes can be a potential building block for in‐memory computing.
- Published
- 2024
- Full Text
- View/download PDF
4. Effect of interface defects on electrical characteristics of a-ITGZO TFTs under bottom, top, and dual gatings
- Author
-
Mingu Kang, Kyoungah Cho, Minhyeok Seol, Sangsub Kim, and Sangsig Kim
- Subjects
Amorphous indium-tin-gallium-zinc-oxide ,Dual gate thin-film transistor ,Bulk accumulation ,Interface trap states ,TCAD simulation ,Science (General) ,Q1-390 ,Social sciences (General) ,H1-99 - Abstract
Here, we investigate the effects of interface defects on the electrical characteristics of amorphous indium-tin-gallium-zinc oxide (a-ITGZO) thin-film transistors (TFTs) utilizing bottom, top, and dual gatings. The field-effect mobility (27.3 cm2/V∙s) and subthreshold swing (222 mV/decade) under a dual gating is substantially better than those under top (12.6 cm2/V∙s, 301 mV/decade) and bottom (11.1 cm2/V∙s, 487 mV/decade) gatings. For an a-ITGZO TFT, oxygen deficiencies are more prevalent in the bottom-gate dielectric interface than in the top-gate dielectric interface, and they are less prevalent inside the channel layer than at the interfaces, indicating that the presence of oxygen deficiencies significantly affects the field-effect mobility and subthreshold swing. Moreover, the variation in the electrical characteristics due to the positive bias stress is discussed here.
- Published
- 2024
- Full Text
- View/download PDF
5. Bidirectional Synaptic Operations of Triple‐Gated Silicon Nanosheet Transistors with Reconfigurable Memory Characteristics
- Author
-
Yunwoo Shin, Jaemin Son, Juhee Jeon, Seungho Ryu, Kyoungah Cho, and Sangsig Kim
- Subjects
bidirectional synaptic functions ,reconfigurable memory characteristics ,silicon nanosheet ,spiking neural network ,triple‐gated transistors ,Electric apparatus and materials. Electric circuits. Electric networks ,TK452-454.4 ,Physics ,QC1-999 - Abstract
Abstract In this study, a triple‐gated transistor with a p+‐i‐n+ silicon nanosheet (NS) is proposed as a single synaptic device, and bidirectional synaptic functions are realized using reconfigurable memory characteristics. The triple‐gated NS transistor features steep switching and bistable characteristics with a subthreshold swing below 5 mV dec−1 and an ON/OFF current ratio of ≈5 × 106 for both the n‐ and p‐channel modes. This transistor exhibits electrically symmetric reconfigurable memory characteristics with an ON current ratio of 1.02 for the n‐ and p‐channel modes. Moreover, the bidirectional synaptic weight updates of binarized spike‐timing‐dependent plasticity learning are successfully performed in a single transistor. This study demonstrates the potential of a triple‐gated NS transistor for achieving compact synaptic arrays in large‐scale silicon‐based neuromorphic computing systems.
- Published
- 2024
- Full Text
- View/download PDF
6. Reconfigurable Logic‐In‐Memory Cell Comprising Triple‐Gated Feedback Field‐Effect Transistors
- Author
-
Jongseong Han, Jaemin Son, Juhee Jeon, Yunwoo Shin, Kyoungah Cho, and Sangsig Kim
- Subjects
logic‐in‐memory ,positive feedback loops ,reconfigurable logic gates ,reconfigurable logic‐in‐memory cells ,triple‐gated feedback field‐effect transistors ,Electric apparatus and materials. Electric circuits. Electric networks ,TK452-454.4 ,Physics ,QC1-999 - Abstract
Abstract A reconfigurable logic‐in‐memory (R‐LIM) cell performs logic‐in‐memory functions as well as reconfigurable logic gates. The R‐LIM cell is constructed with triple‐gated (TG) feedback field‐effect transistors (FBFETs) that are reconfigured in n‐channel or p‐channel modes via electrostatic doping. Each TG FBFET has one control gate electrode and two program‐gate electrodes that determine the channel mode. Their reconfigurability enables the symmetrical operation of the n‐channel and p‐channel modes through an on‐current ratio of 1:04. Furthermore, the R‐LIM cell performs eight Boolean logic operations, storing the logic outputs for ≈100 s under zero‐bias conditions. The R‐LIM cell is useful for developing in‐memory computing systems with high energy efficiency and functional logic.
- Published
- 2023
- Full Text
- View/download PDF
7. Generation and Storage of Random Voltage Values via Ring Oscillators Comprising Feedback Field-Effect Transistors
- Author
-
Jaemin Son, Juhee Jeon, Kyoungah Cho, and Sangsig Kim
- Subjects
field-effect transistor ,positive feedback loop ,oscillator ,physical unclonable function ,random number generator ,Chemistry ,QD1-999 - Abstract
In this study, we demonstrate the generation and storage of random voltage values using a ring oscillator consisting of feedback field-effect transistors (FBFETs). This innovative approach utilizes the logic-in-memory function of FBFETs to extract continuous output voltages from oscillatory cycles. The ring oscillator exhibited uniform probability distributions of 51.6% for logic 0 and 48.4% for logic 1. The generation of analog voltages provides binary random variables that are stored for over 5000 s. This demonstrates the potential of the ring oscillator in advanced physical functions and true random number generator technologies.
- Published
- 2024
- Full Text
- View/download PDF
8. Temperature-Dependent Feedback Operations of Triple-Gate Field-Effect Transistors
- Author
-
Taeho Park, Kyoungah Cho, and Sangsig Kim
- Subjects
feedback field-effect transistor (FBFET) ,latch-up phenomenon ,positive feedback loop ,temperature-dependent ,TCAD simulation ,Chemistry ,QD1-999 - Abstract
In this study, we examine the electrical characteristics of triple-gate feedback field-effect transistors (TG FBFETs) over a temperature range of −200 °C to 280 °C. With increasing temperature from 25 °C to 280 °C, the thermally generated charge carriers increase in the channel regions such that a positive feedback loop forms rapidly. Thus, the latch-up voltage shifts from −1.01 V (1.34 V) to −11.01 V (10.45 V) in the n-channel (p-channel) mode. In contrast, with decreasing temperature from 25 °C to −200 °C, the thermally generated charge carriers decrease, causing a shift in the latch-up voltage in the opposite direction to that of the increasing temperature case. Despite the shift in the latch-up voltage, the TG FBFETs exhibit ideal switching characteristics, with subthreshold swings of 6.6 mV/dec and 7.2 mV/dec for the n-channel and p-channel modes, respectively. Moreover, the memory window widens with increasing temperature. Specifically, at temperatures above 85 °C, the memory windows are wider than 3.05 V and 1.42 V for the n-channel and p-channel modes, respectively.
- Published
- 2024
- Full Text
- View/download PDF
9. Effects of Interface States on Electrical Characteristics of Feedback Field-Effect Transistors
- Author
-
Juhee Jeon, Kyoungah Cho, and Sangsig Kim
- Subjects
Positive feedback mechanism ,memory ,interface state ,trap ,FBFET ,Electrical engineering. Electronics. Nuclear engineering ,TK1-9971 - Abstract
In this study, we examine the effect of interface trap states on the electrical characteristics of single-gated feedback field-effect transistors (FBFETs) using a commercially available computer-aided design simulation package. Interface trap states exist between the channels and the oxide layers, and these trap states act as acceptor-like trap states in regions of higher energy than the intrinsic Fermi energy ( $E_{\mathrm {i}}$ ) and as donor-like trap states in regions of lower energy than $E_{\mathrm {i}}$ in the energy band. The density distribution peaks at $E_{\mathrm {i}}$ + 0.28 eV for the acceptor-like trap states and at $E_{\mathrm {i}}$ – 0.28 eV for the donor-like trap states. The occupation mechanism of these trap states is analyzed by the density of the interface states and trapped charges, the energy band diagram, and the current-voltage curves. In n-channel (p-channel) FBFETs, the latch-up voltage varies by approximately 0.01 V as the acceptor-like (donor-like) trap states increase, whereas the effect of the donor-like (acceptor-like) trap states is negligible. Moreover, the FBFETs exhibit an operating speed of 4 ns and retention time of 900 s during a memory operation, despite the existence of the interface states.
- Published
- 2023
- Full Text
- View/download PDF
10. Read Operation Mechanism of Feedback Field-Effect Transistors with Quasi-Nonvolatile Memory States
- Author
-
Juhee Jeon, Kyoungah Cho, and Sangsig Kim
- Subjects
quasi-nonvolatile memory ,TCAD ,FBFET ,read operation ,rising time ,Chemistry ,QD1-999 - Abstract
In this study, the read operation of feedback field-effect transistors (FBFETs) with quasi-nonvolatile memory states was analyzed using a device simulator. For FBFETs, write pulses of 40 ns formed potential barriers in their channels, and charge carriers were accumulated (depleted) in these channels, generating the memory state “State 1 (State 0)”. Read pulses of 40 ns read these states with a retention time of 3 s, and the potential barrier formation and carrier accumulation were influenced by these read pulses. The potential barriers were analyzed, using junction voltage and current density to explore the memory states. Moreover, FBFETs exhibited nondestructive readout characteristics during the read operation, which depended on the read voltage and pulse width.
- Published
- 2024
- Full Text
- View/download PDF
11. Logic‐In‐Memory Characteristics of Reconfigurable Feedback Field‐Effect Transistors with Double‐Gated Structure
- Author
-
Yunwoo Shin, Jaemin Son, Juhee Jeon, Kyoungah Cho, and Sangsig Kim
- Subjects
double‐gated structures ,inverters ,logic‐in‐memory ,positive feedback loop mechanisms ,reconfigurable ,Electric apparatus and materials. Electric circuits. Electric networks ,TK452-454.4 ,Physics ,QC1-999 - Abstract
Abstract The reconfigurable feedback field‐effect transistors (R‐FBFETs) with a double‐gated structure are designed and the logic and memory operations of a logic‐in‐memory (LIM) inverter comprising two R‐FBFETs are investigated. The R‐FBFETs exhibit an extremely low subthreshold swing of ≈1 mV dec−1, a high on/off current ratio of ≈107, and a long retention time of 10 s, owing to a positive feedback loop mechanism. The on‐current ratio of the p‐ to n‐channel modes is 1.03, which indicates a high degree of reconfigurability. The LIM inverter retains the output logic “1” and “0” states for over 50 s under zero‐bias conditions. The symmetric reconfigurable switching and memory operations of the R‐FBFETs enable the LIM inverter to perform logic and memory operations for a long retention time without a power supply.
- Published
- 2023
- Full Text
- View/download PDF
12. Universal logic-in-memory cell enabling all basic Boolean algebra logic
- Author
-
Eunwoo Baek, Kyoungah Cho, and Sangsig Kim
- Subjects
Medicine ,Science - Abstract
Abstract Among the promising approaches for implementing high-performance computing, reconfigurable logic gates and logic-in-memory (LIM) approaches have been drawing increased research attention. These allow for improved functional scaling of a chip, owing to the improved functionality per unit area. Although numerous studies have been conducted independently for either reconfigurable logic or LIM units, attempts to construct a hybrid structure based on reconfigurable logic and LIM units remain relatively rare. In this study, we merge reconfigurable logic gates and LIM units to achieve a universal logic-in-memory (ULIM) cell for enabling all basic Boolean logic operations and data storage in a single cell. A ULIM cell consisting of silicon memory devices with reconfigurable n- and p-program modes can reconfigure logic operations within the complete set of Boolean logic operations. Moreover, the ULIM cell exhibits memory behaviors for storing output logic values without supply voltages for a certain period, resulting in zero static power consumption. Hence, this study provides a way to realize high-performance electronics by utilizing the silicon devices with a hybrid function of reconfigurable logic and LIM.
- Published
- 2022
- Full Text
- View/download PDF
13. Logic and memory functions of an inverter comprising reconfigurable double gated feedback field effect transistors
- Author
-
Juhee Jeon, Sola Woo, Kyoungah Cho, and Sangsig Kim
- Subjects
Medicine ,Science - Abstract
Abstract In this study, we propose an inverter consisting of reconfigurable double-gated (DG) feedback field-effect transistors (FBFETs) and examine its logic and memory operations through a mixed-mode technology computer-aided design simulation. The DG FBFETs can be reconfigured to n- or p-channel modes, and these modes exhibit an on/off current ratio of ~ 1012 and a subthreshold swing (SS) of ~ 0.4 mV/dec. Our study suggests the solution to the output voltage loss, a common problem in FBFET-based inverters; the proposed inverter exhibits the same output logic voltage as the supply voltage in gigahertz frequencies by applying a reset operation between the logic operations. The inverter retains the output logic ‘1’ and ‘0’ states for ~ 21 s without the supply voltage. The proposed inverter demonstrates the promising potential for logic-in-memory application.
- Published
- 2022
- Full Text
- View/download PDF
14. New ternary inverter with memory function using silicon feedback field-effect transistors
- Author
-
Jaemin Son, Kyoungah Cho, and Sangsig Kim
- Subjects
Medicine ,Science - Abstract
Abstract In this study, we present a fully complementary metal–oxide–semiconductor-compatible ternary inverter with a memory function using silicon feedback field-effect transistors (FBFETs). FBFETs operate with a positive feedback loop by carrier accumulation in their channels, which allows to achieve excellent memory characteristics with extremely low subthreshold swings. This hybrid operation of the switching and memory functions enables FBFETs to implement memory operation in a conventional CMOS logic scheme. The inverter comprising p- and n-channel FBFETs in series can be in ternary logic states and retain these states during the hold operation owing to the switching and memory functions of FBFETs. It exhibits a high voltage gain of approximately 73 V/V, logic holding time of 150 s, and reliable endurance of approximately 105. This ternary inverter with memory function demonstrates possibilities for a new computing paradigm in multivalued logic applications.
- Published
- 2022
- Full Text
- View/download PDF
15. Logic‐in‐Memory Operation of Ternary NAND/NOR Universal Logic Gates using Double‐Gated Feedback Field‐Effect Transistors
- Author
-
Jaemin Son, Yunwoo Shin, Kyoungah Cho, and Sangsig Kim
- Subjects
field‐effect transistor ,logic‐in‐memory ,multivalued logic ,positive feedback loop ,universal gate ,Electric apparatus and materials. Electric circuits. Electric networks ,TK452-454.4 ,Physics ,QC1-999 - Abstract
Abstract In this study, the logic‐in‐memory operations are demonstrated of ternary NAND and NOR logic gates consisting of double‐gated feedback field‐effect transistors. The component transistors reconfigure their operation modes into n‐ or p‐channel modes by adjusting the gate biases. The highly symmetrical operation between these operation modes with an excellent on‐current ratio of 1.03 enables three distinguishable and stable logic levels in the ternary logic gates. Moreover, the ternary logic gates maintain the three logic states for several tens to hundreds of seconds under zero‐bias condition. This study demonstrates that the ternary logic gates are promising candidates for next‐generation low‐power computing systems.
- Published
- 2023
- Full Text
- View/download PDF
16. Neural oscillation of single silicon nanowire neuron device with no external bias voltage
- Author
-
Sola Woo and Sangsig Kim
- Subjects
Medicine ,Science - Abstract
Abstract In this study, we perform simulations to demonstrate neural oscillations in a single silicon nanowire neuron device comprising a gated p–n–p–n diode structure with no external bias lines. The neuron device emulates a biological neuron using interlinked positive and negative feedback loops, enabling neural oscillations with a high firing frequency of ~ 8 MHz and a low energy consumption of ~ 4.5 × 10−15 J. The neuron device provides a high integration density and low energy consumption for neuromorphic hardware. The periodic and aperiodic patterns of the neural oscillations depend on the amplitudes of the analog and digital input signals. Furthermore, the device characteristics, energy band diagram, and leaky integrate-and-fire operation of the neuron device are discussed.
- Published
- 2022
- Full Text
- View/download PDF
17. NAND and NOR logic-in-memory comprising silicon nanowire feedback field-effect transistors
- Author
-
Yejin Yang, Juhee Jeon, Jaemin Son, Kyoungah Cho, and Sangsig Kim
- Subjects
Medicine ,Science - Abstract
Abstract The processing of large amounts of data requires a high energy efficiency and fast processing time for high-performance computing systems. However, conventional von Neumann computing systems have performance limitations because of bottlenecks in data movement between separated processing and memory hierarchy, which causes latency and high power consumption. To overcome this hindrance, logic-in-memory (LIM) has been proposed that performs both data processing and memory operations. Here, we present a NAND and NOR LIM composed of silicon nanowire feedback field-effect transistors, whose configuration resembles that of CMOS logic gate circuits. The LIM can perform memory operations to retain its output logic under zero-bias conditions as well as logic operations with a high processing speed of nanoseconds. The newly proposed dynamic voltage-transfer characteristics verify the operating principle of the LIM. This study demonstrates that the NAND and NOR LIM has promising potential to resolve power and processing speed issues.
- Published
- 2022
- Full Text
- View/download PDF
18. Temperature-Dependent Electrical Characteristics of p-Channel Mode Feedback Field-Effect Transistors
- Author
-
Taeho Park, Jaehwan Lee, Jaemin Son, Juhee Jeon, Yeonwoo Shin, Kyoungah Cho, and Sangsig Kim
- Subjects
Field-effect transistor ,positive feedback loop ,temperature-dependent ,simulation ,Electrical engineering. Electronics. Nuclear engineering ,TK1-9971 - Abstract
In this study, the temperature-dependent electrical characteristics of p-channel mode feedback field-effect transistors (FBFETs) were examined at temperatures ranging from 250 to 425 K. Their steep subthreshold swings of less than 1 mV/dec were maintained even at temperatures up to 400 K. As the temperature increased to 400 K, the latch-up voltage shifted from −0.951 to −0.613 V, which was caused by a reduction in the potential barriers in the channels of the FBFETs. High $I_{\mathrm {on}}/I_{\mathrm {off}}$ ratios above 108 were maintained in the temperature range of 250 to 400 K. However, at temperatures over 400 K, the FBFETs were turned on regardless of the gate voltages owing to the generation of a thermally induced positive feedback loop.
- Published
- 2022
- Full Text
- View/download PDF
19. Simulation studies on electrical characteristics of silicon nanowire feedback field-effect transistors with interface trap charges
- Author
-
Yejin Yang, Young-Soo Park, Jaemin Son, Kyoungah Cho, and Sangsig Kim
- Subjects
Medicine ,Science - Abstract
Abstract In this study, we examine the electrical characteristics of silicon nanowire feedback field-effect transistors (FBFETs) with interface trap charges between the channel and gate oxide. The band diagram, I–V characteristics, memory window, and operation were analyzed using a commercial technology computer-aided design simulation. In an n-channel FBFET, the memory window narrows (widens) from 5.47 to 3.59 V (9.24 V), as the density of the positive (negative) trap charges increases. In contrast, in the p-channel FBFET, the memory window widens (narrows) from 5.38 to 7.38 V (4.18 V), as the density of the positive (negative) trap charges increases. Moreover, we investigate the difference in the output drain current based on the interface trap charges during the memory operation.
- Published
- 2021
- Full Text
- View/download PDF
20. One-transistor static random-access memory cell array comprising single-gated feedback field-effect transistors
- Author
-
Sangik Choi, Jaemin Son, Kyoungah Cho, and Sangsig Kim
- Subjects
Medicine ,Science - Abstract
Abstract In this study, we fabricated a 2 × 2 one-transistor static random-access memory (1T-SRAM) cell array comprising single-gated feedback field-effect transistors and examined their operation and memory characteristics. The individual 1T-SRAM cell had a retention time of over 900 s, nondestructive reading characteristics of 10,000 s, and an endurance of 108 cycles. The standby power of the individual 1T-SRAM cell was estimated to be 0.7 pW for holding the “0” state and 6 nW for holding the “1” state. For a selected cell in the 2 × 2 1T-SRAM cell array, nondestructive reading of the memory was conducted without any disturbance in the half-selected cells. This immunity to disturbances validated the reliability of the 1T-SRAM cell array.
- Published
- 2021
- Full Text
- View/download PDF
21. Disturbance Characteristics of 1T DRAM Arrays Consisting of Feedback Field-Effect Transistors
- Author
-
Juhee Jeon, Kyoungah Cho, and Sangsig Kim
- Subjects
one-transistor dynamic random-access memory ,memory array ,silicon nanowire ,feedback field-effect transistor ,positive feedback mechanism ,Mechanical engineering and machinery ,TJ1-1570 - Abstract
Challenges in scaling dynamic random-access memory (DRAM) have become a crucial problem for implementing high-density and high-performance memory devices. Feedback field-effect transistors (FBFETs) have great potential to overcome the scaling challenges because of their one-transistor (1T) memory behaviors with a capacitorless structure. Although FBFETs have been studied as 1T memory devices, the reliability in an array must be evaluated. Cell reliability is closely related to device malfunction. Hence, in this study, we propose a 1T DRAM consisting of an FBFET with a p+–n–p–n+ silicon nanowire and investigate the memory operation and disturbance in a 3 × 3 array structure through mixed-mode simulations. The 1T DRAM exhibits a write speed of 2.5 ns, a sense margin of 90 μA/μm, and a retention time of approximately 1 s. Moreover, the energy consumption is 5.0 × 10−15 J/bit for the write ‘1’ operation and 0 J/bit for the hold operation. Furthermore, the 1T DRAM shows nondestructive read characteristics, reliable 3 × 3 array operation without any write disturbance, and feasibility in a massive array with an access time of a few nanoseconds.
- Published
- 2023
- Full Text
- View/download PDF
22. Electrical Stability of p-Channel Feedback Field-Effect Transistors Under Bias Stresses
- Author
-
Jaemin Son, Kyoungah Cho, and Sangsig Kim
- Subjects
Field-effect transistor ,positive feedback loop ,reliability ,bias stress ,recovery ,Electrical engineering. Electronics. Nuclear engineering ,TK1-9971 - Abstract
In this study, we examined electrical stability of the p-channel feedback field-effect transistors (FBFETs) under negative bias stress (NBS) and positive bias stress (PBS). The intact FBFETs have a subthreshold swing (SS) of 0.12 mV/dec, an on-current of $\sim 10^{-4}$ A, and a threshold voltage ( $V_{\mathrm {TH}}$ ) of −0.76 V. There is a negligible change in the on-current and SS when the FBFETs are stressed by a gate-bias voltage corresponding to an electric field of 5.4 MV/cm across the gate oxide. On the other hand, as the duration of the stress increases to 1000 s, the $V_{\mathrm {TH}}$ shifts to −0.89 V and −0.67 V for NBS and PBS, respectively. The $V_{\mathrm {TH}}$ was recovered to over 83% at a recovery bias voltage of ±5 V. The electrical stabilities of FBFETs under NBS and PBS are discussed in this study.
- Published
- 2021
- Full Text
- View/download PDF
23. Prediction of Device Characteristics of Feedback Field-Effect Transistors Using TCAD-Augmented Machine Learning
- Author
-
Sola Woo, Juhee Jeon, and Sangsig Kim
- Subjects
feedback field-effect transistors ,machine learning ,random forest regression ,technology computer-aided design (TCAD) ,TCAD-augmented machine learning ,Mechanical engineering and machinery ,TJ1-1570 - Abstract
In this study, the device characteristics of silicon nanowire feedback field-effect transistors were predicted using technology computer-aided design (TCAD)-augmented machine learning (TCAD-ML). The full current–voltage (I-V) curves in forward and reverse voltage sweeps were predicted well, with high R-squared values of 0.9938 and 0.9953, respectively, by using random forest regression. Moreover, the TCAD-ML model provided high prediction accuracy not only for the full I-V curves but also for the important device features, such as the latch-up and latch-down voltages, saturation drain current, and memory window. Therefore, this study demonstrated that the TCAD-ML model can substantially reduce the computational time for device development compared with conventional simulation methods.
- Published
- 2023
- Full Text
- View/download PDF
24. Effect of net voltage of thermoelectric generator on performance of hybrid energy device
- Author
-
Yoonbeom Park, Kyoungah Cho, Seunggen Yang, Taeho Park, Sungeun Park, Hee-eun Song, Soo Min Kim, and Sangsig Kim
- Subjects
Photovoltaic cell ,Thermoelectric generator ,Hybrid energy device ,Thermoelectric voltage ,Voltage drop ,Electrical engineering. Electronics. Nuclear engineering ,TK1-9971 - Abstract
In this study, we investigate the performance of a hybrid energy device (HED) composed of a photovoltaic cell (PVC) and a thermoelectric generator (TEG) through an analysis of the voltage difference (net voltage) between voltage drop and thermoelectric voltage. The efficiency of the HED is compared with that of an isolated PVC at irradiances in the range of 200∼1000 W/m2. At an irradiance of 200 W/m2, the maximum power of the HED is 6.7% higher than that of the isolated PVC because the thermoelectric voltage is greater than the voltage drop in the TEG. Our study reveals that the net voltage between the voltage drop and the thermoelectric voltage determines whether the output power of the HED is higher than that of the isolated PVC. In addition, the relationship between the net voltage and the increase in maximum power of the HED reveals that the net voltage becomes a predictor of the performance of HED.
- Published
- 2020
- Full Text
- View/download PDF
25. Performance Enhancement of Hybrid Energy Devices Using Cooling Patches
- Author
-
Jaehwan Lee, Kyoungah Cho, Yoonbeom Park, Sungeun Park, Hee-eun Song, and Sangsig Kim
- Subjects
Renewable energy sources ,TJ807-830 - Abstract
In this study, we demonstrated the enhancement of the output power of a hybrid energy device (HED) using a cooling patch that does not consume any external electric power. The HED consisted of a photovoltaic cell (PVC) and a thermoelectric generator (TEG); the cooling patch was attached to the TEG. When the PVC was exposed to solar irradiance, the cooling patch lowered the temperature of the PVC and increased the thermal gradient across the TEG, thereby increasing the output power. For an HED with a cooling patch at an irradiance of 1000 W/m2, the output power increased to 24.2 mW, as compared to the output power of 19.9 mW for an HED without any cooling patch.
- Published
- 2022
- Full Text
- View/download PDF
26. Integrate-and-Fire Neuron Circuit Without External Bias Voltages
- Author
-
Young-Soo Park, Sola Woo, Doohyeok Lim, Kyoungah Cho, and Sangsig Kim
- Subjects
p-n-p-n diode ,technology computer-aided design simulation ,latch-up phenomenon ,integrate-and-fire neuron ,spiking neural networks ,absence of external bias lines ,Neurosciences. Biological psychiatry. Neuropsychiatry ,RC321-571 - Abstract
In this study, we propose an integrate-and-fire (I&F) neuron circuit using a p-n-p-n diode that utilizes a latch-up phenomenon and investigate the I&F operation without external bias voltages using mixed-mode technology computer-aided design (TCAD) simulations. The neuron circuit composed of one p-n-p-n diode, three MOSFETs, and a capacitor operates with no external bias lines, and its I&F operation has an energy consumption of 0.59 fJ with an energy efficiency of 96.3% per spike. The presented neuron circuit is superior in terms of structural simplicity, number of external bias lines, and energy efficiency in comparison with that constructed with only MOSFETs. Moreover, the neuron circuit exhibits the features of controlling the firing frequency through the amplitude and time width of the synaptic pulse despite of the reduced number of the components and no external bias lines.
- Published
- 2021
- Full Text
- View/download PDF
27. Mechanism of carrier controllability with metal capping layer on amorphous oxide SiZnSnO semiconductor
- Author
-
Byeong Hyeon Lee, Ahrum Sohn, Sangsig Kim, and Sang Yeol Lee
- Subjects
Medicine ,Science - Abstract
Abstract The change of electrical performance of amorphous SiZnSnO thin film transistors (a-SZTO TFTs) has been investigated depending on various metal capping layers on the channel layer by causing different contact property. It was confirmed that the change of electrical characteristics was sensitively dependent on the change of the capping layer materials on the same channel layer between the source/drain electrodes. This sensitive change in the electrical characteristics is mainly due to different work function of metal capping layer on the channel layer. The work function of each capping layer material has been analyzed and derived by using Kelvin probe force microscopy and compared with the energy bandgap of the SZTO layer. When the work function of the capping layer is larger than that of the channel layer, electrons are depleted from the channel layer to the capping layer. On the contrary, in the case of using a material having a work function smaller than that of the channel layer, the electrical characteristics were improved because electrons were injected into the channel layer. Based on depletion and injection mechanism caused by different contact barrier between metal capping layer and channel layer, NOT, NAND, and NOR logic circuits have been implemented simply by changing metal capping layer on the channel layer.
- Published
- 2019
- Full Text
- View/download PDF
28. Design and Simulation of Logic-In-Memory Inverter Based on a Silicon Nanowire Feedback Field-Effect Transistor
- Author
-
Eunwoo Baek, Jaemin Son, Kyoungah Cho, and Sangsig Kim
- Subjects
feedback field-effect transistor ,logic-in-memory ,mixed-mode simulation ,positive feedback loop ,silicon nanowire ,Mechanical engineering and machinery ,TJ1-1570 - Abstract
In this paper, we propose a logic-in-memory (LIM) inverter comprising a silicon nanowire (SiNW) n-channel feedback field-effect transistor (n-FBFET) and a SiNW p-channel metal oxide semiconductor field-effect transistor (p-MOSFET). The hybrid logic and memory operations of the LIM inverter were investigated by mixed-mode technology computer-aided design simulations. Our LIM inverter exhibited a high voltage gain of 296.8 (V/V) when transitioning from logic ‘1’ to ‘0’ and 7.9 (V/V) when transitioning from logic ‘0’ to ‘1’, while holding calculated logic at zero input voltage. The energy band diagrams of the n-FBFET structure demonstrated that the holding operation of the inverter was implemented by controlling the positive feedback loop. Moreover, the output logic can remain constant without any supply voltage, resulting in zero static power consumption.
- Published
- 2022
- Full Text
- View/download PDF
29. Switchable‐Memory Operation of Silicon Nanowire Transistor
- Author
-
Yoonjoong Kim, Jinsun Cho, Doohyeok Lim, Sola Woo, Kyoungah Cho, and Sangsig Kim
- Subjects
one transistor ,positive feedback loop ,silicon nanowires ,switchable‐memory ,Electric apparatus and materials. Electric circuits. Electric networks ,TK452-454.4 ,Physics ,QC1-999 - Abstract
Abstract The switchable‐memory operation of a feedback silicon nanowire transistor with a dual‐gate structure is demonstrated. The single transistor exhibits volatile memory characteristics with a retention time longer than 3600 s, as well as a switching capability with a subthreshold swing lower than 7 mV dec−1. A gate‐controlled memory window forms around a gate voltage of 0 V owing to the positive feedback loop in the channel region, allowing a program/erase endurance of more than 1000 cycles. The memory transistor, with switching capability, opens up the possibility of overcoming not only the scaling limit faced by conventional volatile memory but also the inherent drawback of the separation of the building blocks for memory and logic.
- Published
- 2018
- Full Text
- View/download PDF
30. Enhanced Thermoelectric Characteristics of Ag2Se Nanoparticle Thin Films by Embedding Silicon Nanowires
- Author
-
Seunggen Yang, Kyoungah Cho, and Sangsig Kim
- Subjects
thermoelectric ,silver selenide nanoparticles ,silicon nanowires ,thin film ,Technology - Abstract
A solution-processable Ag2Se nanoparticle thin film (NPTF) is a prospective thermoelectric material for plastic-based thermoelectric generators, but its low electrical conductivity hinders the fabrication of high performance plastic-based thermoelectric generators. In this study, we design Ag2Se NPTFs embedded with silicon nanowires (SiNWs) to improve their thermoelectric characteristics. The Seebeck coefficients are −233 and −240 µV/K, respectively, for a Ag2Se NPTF alone and a Ag2Se NPTF embedded with SiNWs. For the Ag2Se NPTF embedded with SiNWs, the electrical conductivity is improved from 0.15 to 18.5 S/m with the embedment of SiNWs. The thermal conductivities are determined by a lateral thermal conductivity measurement for nanomaterials and the thermal conductivities are 0.62 and 0.84 W/(m·K) for a Ag2Se NPTF alone and a Ag2Se NPTF embedded with SiNWs, respectively. Due to the significant increase in the electrical conductivity and the insignificant increase in its thermal conductivity, the output power of the Ag2Se NPTF embedded with SiNWs is 120 times greater than that of the Ag2Se NPTF alone. Our results demonstrate that the Ag2Se NPTF embedded with SiNWs is a prospective thermoelectric material for high performance plastic-based thermoelectric generators.
- Published
- 2020
- Full Text
- View/download PDF
31. Characterization of a Photodiode Coupled with a Si Nanowire-FET on a Plastic Substrate
- Author
-
Kiyeol Kwak, Kyoungah Cho, and Sangsig Kim
- Subjects
pn heterojunction photodiode ,FET ,optical sensor ,plastic substrate ,nanowire ,Chemical technology ,TP1-1185 - Abstract
In this study, a laterally coupled device composed of a photodiode and a Si nanowires-field-effect transistor (NWs-FET) is constructed on a plastic substrate and the coupled device is characterized. The photodiode is made of p-type Si NWs and an n-type ZnO film. The Si NWs-FET is connected electrically to the photodiode in order to enhance the latter’s photocurrent efficiency by adjusting the gate voltage of the FET. When the FET is switched on by biasing a gate voltage of −9 V, the photocurrent efficiency of the photodiode is three times higher than that when the FET is switched off by biasing a gate voltage of 0 V.
- Published
- 2010
- Full Text
- View/download PDF
32. Performance Prediction of Hybrid Energy Harvesting Devices Using Machine Learning
- Author
-
Yoonbeom Park, Kyoungah Cho, and Sangsig Kim
- Subjects
General Materials Science - Abstract
In this study, we used machine learning to predict the output power of hybrid energy devices (HEDs) comprising photovoltaic cells (PVCs) and thermoelectric generators (TEGs). For the five types of HEDs, eight different machine learning models were trained and tested with experimental data; the HED each had different interface materials between the PVCs and the TEGs. An artificial neural network (ANN) model, which is the most appropriate model, predicted the correlation between HED performance and interface material properties. The ANN model demonstrated that the output power of the HED with a carbon paste interface material at an irradiance of 1000 W/m
- Published
- 2022
33. Ammonia Gas Sensing Properties of 6,13-Bis(tri-isopropylsilyethynyl) Pentacene Based Field-Effect Transistor
- Author
-
Byeong Hyeon Lee, Sangsig Kim, and Sang Yeol Lee
- Subjects
Electrical and Electronic Engineering ,Electronic, Optical and Magnetic Materials - Published
- 2022
34. Electrical Performance of Amorphous Oxide/Colloidal Quantum Dot/Amorphous Oxide Hybrid Thin Film Transistor
- Author
-
Kyung Sang Cho, Byeong Hyeon Lee, Sang Yeol Lee, and Sangsig Kim
- Subjects
Materials science ,business.industry ,Transistor ,Subthreshold slope ,Electronic, Optical and Magnetic Materials ,law.invention ,Amorphous solid ,Threshold voltage ,Colloid ,Quantum dot ,law ,Sputtering ,Thin-film transistor ,Optoelectronics ,Electrical and Electronic Engineering ,business - Abstract
Hybrid-type thin-film transistors were fabricated using amorphous oxide and colloidal quantum dots. To prevent damage to the quantum dots, amorphous SIZO, which can be processed at low temperatures, was deposited by RF sputtering. In the case of a general hybrid type device, it is known that the characteristics of a multilayer material are significantly lower than that of a single material, and this is greatly affected by the interface characteristics between each material. The electrical characteristics of a single SIZO TFT, such as threshold voltage, field-effect mobility, on/off current ratio, and subthreshold slope, have been observed as −0.15 V, 9.54 cm2/Vs, 2.9 × 108, and 0.34 V/dec, respectively while electrical characteristics of hybrid-type OQO TFT were observed as 1.39 V, 9.19 cm2/Vs, 3.9 × 108, and 0.35 V/dec, respectively. As a result, it was confirmed that the electrical characteristics did not change significantly when the single SIZO TFT and the hybrid type OQO TFT have been compared in this experiment. Its electrical properties are mainly driven by the upper and lower a-SIZO layers. a-SIZO which has amorphous properties, can provide excellent surface properties because it can completely cover the spherical QD when it comes into contact with the QD. These results are expected to be applicable to many important applications.
- Published
- 2021
35. A metamodeling approach to unifying IEC 61850 and IEC 61970.
- Author
-
Dae-Kyoo Kim, Hyo-Sik Yang, Hyuksoo Jang, Daeseung Hong, Herb Falk, Sangsig Kim, and Byunghun Lee
- Published
- 2013
- Full Text
- View/download PDF
36. Steep Switching Characteristics of Partially Gated p+–n+–i–n+ Silicon-Nanowire Transistors
- Author
-
Sangsig Kim, Jaemin Son, and Doohyeok Lim
- Subjects
Materials science ,Ambipolar diffusion ,business.industry ,Transistor ,Biomedical Engineering ,Bioengineering ,General Chemistry ,Condensed Matter Physics ,law.invention ,Impact ionization ,law ,Modulation ,Subthreshold swing ,Optoelectronics ,General Materials Science ,Charge carrier ,Silicon nanowires ,business ,Positive feedback - Abstract
In this study, we examine the electrical characteristics of p+–n+–i–n+ silicon-nanowire field-effect transistors with partially gated channels. The silicon-nanowire field-effect transistors operate with barrier height modulation through positive feedback loops of charge carriers triggered by impact ionization. Our field-effect transistors exhibit outstanding switching characteristics, with an on current of ˜10−4 A, an on/off current ratio of ˜106, and a point subthreshold swing of ˜23 mV/dec. Moreover, the devices inhibit ambipolar characteristics because of the use of the partially gated structure and feature the p-channel operation mode.
- Published
- 2021
37. Thermoelectric Characteristics of Ultrathin Ag2Se Films with Durability Against Mechanical Stress
- Author
-
Sangsig Kim, Taeho Park, Kyoungah Cho, and Seunggen Yang
- Subjects
Materials science ,Biomedical Engineering ,Nanoparticle ,Bioengineering ,General Chemistry ,Substrate (electronics) ,Condensed Matter Physics ,Thermoelectric materials ,Durability ,Thermoelectric effect ,General Materials Science ,Composite material ,Thin film ,Polyimide ,Voltage - Abstract
In this study, we investigated thermoelectric materials with durability against mechanical stress using Ag2Se nanoparticle (NP) thin films and colorless polyimide (CPI) substrates. Ag2Se NP thin films and CPI substrates were produced by spin-coating, and their thicknesses were 40 nm and 15 μm, respectively. A bendable thermoelectric film with a channel length of 40 μm and a channel area of 1.6 μm2 generated a Seebeck voltage of 1.43 mV at a temperature difference of 4.5 K. Owing to the thickness of the extremely thin thermoelectric film and substrate, the mechanical strain was only 0.15% even when the thermoelectric devices were bent with a curvature of 3 mm. Therefore, it was determined that the bendable thermoelectric film was robust against mechanical stress.
- Published
- 2021
38. A Feature-Based Modeling Approach to Configuring Privacy and Temporality in RBAC.
- Author
-
Sangsig Kim, Yen-Ting Lee, Yuanlin Zhu, Dae-Kyoo Kim, Lunjin Lu, and Vijayan Sugumaran
- Published
- 2011
39. A Feature-Based Modeling Approach for Building Hybrid Access Control Systems.
- Author
-
Sangsig Kim, Dae-Kyoo Kim, Lunjin Lu, Sooyong Park, and Suntae Kim
- Published
- 2011
- Full Text
- View/download PDF
40. A Verifiable Modeling Approach to Configurable Role-Based Access Control.
- Author
-
Dae-Kyoo Kim, Lunjin Lu, and Sangsig Kim
- Published
- 2010
- Full Text
- View/download PDF
41. Building hybrid access control by configuring RBAC and MAC features.
- Author
-
Sangsig Kim, Dae-Kyoo Kim, Lunjin Lu, and Eunjee Song
- Published
- 2014
- Full Text
- View/download PDF
42. Single Silicon Neuron Device Enabling Neuronal Oscillation and Stochastic Dynamics
- Author
-
Sangsig Kim, Kyoungah Cho, and Doohyeok Lim
- Subjects
010302 applied physics ,Quantitative Biology::Neurons and Cognition ,Silicon ,Oscillation ,chemistry.chemical_element ,Topology ,01 natural sciences ,Electronic, Optical and Magnetic Materials ,Power (physics) ,law.invention ,CMOS ,chemistry ,Neuromorphic engineering ,law ,Negative feedback ,Logic gate ,0103 physical sciences ,Electrical and Electronic Engineering ,Resistor - Abstract
In this work, we report a fully CMOS-compatible single silicon neuron device, by exploiting interlinked positive and negative feedback loops. The neuron device exhibits the key features of leaky integrate-and-fire functionality and can produce neuronal oscillations that resemble biological oscillations. The stochastic nature and analog input-sensitivity of the feedback switching dynamics are observed in the device. Moreover, the neuronal oscillations of the two-terminal device do not require any power supplied by external bias lines.
- Published
- 2021
43. Effect of net voltage of thermoelectric generator on performance of hybrid energy device
- Author
-
Hee Eun Song, Seunggen Yang, Sung-Eun Park, Kyoungah Cho, Taeho Park, Soo Min Kim, Yoonbeom Park, and Sangsig Kim
- Subjects
Range (particle radiation) ,Thermoelectric voltage ,Materials science ,Maximum power principle ,business.industry ,020209 energy ,Photovoltaic system ,02 engineering and technology ,Power (physics) ,General Energy ,Thermoelectric generator ,020401 chemical engineering ,Hybrid energy device ,Photovoltaic cell ,Thermoelectric effect ,0202 electrical engineering, electronic engineering, information engineering ,Optoelectronics ,lcsh:Electrical engineering. Electronics. Nuclear engineering ,0204 chemical engineering ,business ,Voltage drop ,lcsh:TK1-9971 ,Voltage - Abstract
In this study, we investigate the performance of a hybrid energy device (HED) composed of a photovoltaic cell (PVC) and a thermoelectric generator (TEG) through an analysis of the voltage difference (net voltage) between voltage drop and thermoelectric voltage. The efficiency of the HED is compared with that of an isolated PVC at irradiances in the range of 200 ∼ 1000 W/m2. At an irradiance of 200 W/m2, the maximum power of the HED is 6.7% higher than that of the isolated PVC because the thermoelectric voltage is greater than the voltage drop in the TEG. Our study reveals that the net voltage between the voltage drop and the thermoelectric voltage determines whether the output power of the HED is higher than that of the isolated PVC. In addition, the relationship between the net voltage and the increase in maximum power of the HED reveals that the net voltage becomes a predictor of the performance of HED.
- Published
- 2020
44. Device design of single-gated feedback field-effect transistors to achieve latch-up behaviors with high current gains
- Author
-
Sangsig Kim and Sola Woo
- Subjects
010302 applied physics ,business.industry ,Subthreshold conduction ,Transistor ,Electrical engineering ,General Physics and Astronomy ,Hardware_PERFORMANCEANDRELIABILITY ,02 engineering and technology ,021001 nanoscience & nanotechnology ,01 natural sciences ,law.invention ,law ,Subthreshold swing ,0103 physical sciences ,Memory window ,Band diagram ,Hardware_INTEGRATEDCIRCUITS ,General Materials Science ,Field-effect transistor ,Electronics ,High current ,0210 nano-technology ,business ,Hardware_LOGICDESIGN - Abstract
In this study, a device design of single-gated feedback field-effect transistors (FBFETs) is proposed to achieve latch-up behaviors with high current gains. The latch-up mechanism is examined by conducting an equivalent circuit analysis, and the band diagram, I–V characteristics, memory window, subthreshold swing, and on/off current ratio are investigated using a commercial device simulator. The proposed FBFETs exhibit memory windows wider than 3.0 V, subthreshold swings less than 0.1 mV/decade, the on/off current ratios of approximately 1010, and on-currents of approximately 10−5 A at room temperature. The superior device characteristics and controllable memory windows open the promising possibility of FBFETs as the next-generation electronic devices.
- Published
- 2020
45. Logic-in-Memory Inverter Based on a Silicon Nanowire Feedback Field-Effect Transistor
- Author
-
Eunwoo Baek, Jaemin Son, Kyoungah Cho, and Sangsig Kim
- Subjects
Hardware_INTEGRATEDCIRCUITS ,Hardware_LOGICDESIGN - Abstract
In this paper, we propose a logic-in-memory (LIM) inverter comprising a silicon nanowire (SiNW) n-channel feedback field-effect transistor (n-FBFET) and a SiNW p-channel metal oxide semiconductor field-effect transistor (p-MOSFET). Further, we investigated the hybrid logic and memory operations of the inverter using mixed-mode technology computer-aided design simulations. Our LIM inverter exhibited a high voltage gain of 296.8 (V/V) when transitioning from logic ‘1’ to ‘0’ and 7.9 (V/V) when transitioning from logic ‘0’ to ‘1’, while holding calculated logic at zero input voltage. The energy band diagrams of the n-FBFET structure demonstrated that the holding operation of the inverter was implemented by controlling the positive feedback loop. Moreover, the output logic can remain constant without any supply voltage, resulting in zero static power consumption.
- Published
- 2022
46. NAND And NOR Logic-In-Memory Comprising Silicon Nanowire Feedback Field-Effect Transistors
- Author
-
Yejin, Yang, Juhee, Jeon, Jaemin, Son, Kyoungah, Cho, and Sangsig, Kim
- Subjects
Multidisciplinary - Abstract
The processing of large amounts of data requires a high energy efficiency and fast processing time for high-performance computing systems. However, conventional von Neumann computing systems have performance limitations because of bottlenecks in data movement between separated processing and memory hierarchy, which causes latency and high power consumption. To overcome this hindrance, logic-in-memory (LIM) has been proposed that performs both data processing and memory operations. Here, we present a NAND and NOR LIM composed of silicon nanowidre feedback field-effect transistors, whose configuration resembles that of CMOS logic gate circuits. The LIM can perform memory operations to retain its output logic under zero-bias conditions as well as logic operations with a high processing speed of nanoseconds. The newly proposed dynamic voltage-transfer characteristics verify the operating principle of the LIM. This study demonstrates that the NAND and NOR LIM has promising potential to resolve power and processing speed issues.
- Published
- 2021
47. A feature-based approach for modeling role-based access control systems.
- Author
-
Sangsig Kim, Dae-Kyoo Kim, Lunjin Lu, Suntae Kim, and Sooyong Park
- Published
- 2011
- Full Text
- View/download PDF
48. Verification of Structural Pattern Conformance Using Logic Programming.
- Author
-
Lunjin Lu, Dae-Kyoo Kim, Yuanlin Zhu, and Sangsig Kim
- Published
- 2010
- Full Text
- View/download PDF
49. Performance of Hybrid Energy Devices Consisting of Photovoltaic Cells and Thermoelectric Generators
- Author
-
Kyoungah Cho, Seunggen Yang, Hee Eun Song, Yoonbeom Park, Taeho Park, Sung-Eun Park, Soo Min Kim, and Sangsig Kim
- Subjects
Work (thermodynamics) ,Materials science ,business.industry ,020209 energy ,Photovoltaic system ,02 engineering and technology ,Solar energy ,Solar irradiance ,Engineering physics ,Thermal conductivity ,Thermoelectric generator ,020401 chemical engineering ,Thermoelectric effect ,0202 electrical engineering, electronic engineering, information engineering ,General Materials Science ,0204 chemical engineering ,business ,Voltage - Abstract
The aim of our study on hybrid energy devices (HEDs) is to find out the prerequisites for enhancing the performance of the HEDs using solar energy. In this work, first of all, the performance of the HEDs composed of photovoltaic cells (PVCs) and thermoelectric generators (TEGs) is analyzed, and then the contribution of three different interfaces between the PVC and TEG components to HED performance is assessed under solar irradiance from 200 to 1000 W/m2. The significant result of the analysis emphasizes that the performance of HEDs is enhanced when short-circuit current in HEDs is comparable with the PVCs and the thermoelectric voltage generated by the TEG is large. Furthermore, interfaces with high solar-energy-absorption efficiencies and high thermal conductivity cause TEGs to generate large thermoelectric voltages. Thus, the design of the interfaces plays an important role in enhancing HED performance.
- Published
- 2020
50. Transposable 3T-SRAM Synaptic Array Using Independent Double-Gate Feedback Field-Effect Transistors
- Author
-
Sangsig Kim, Kyoungah Cho, Jinsun Cho, Doohyeok Lim, and Sola Woo
- Subjects
Physics ,Transistor ,Binary number ,Feedback loop ,Topology ,Electronic, Optical and Magnetic Materials ,law.invention ,Neuromorphic engineering ,law ,Logic gate ,Learning rule ,Field-effect transistor ,Static random-access memory ,Electrical and Electronic Engineering - Abstract
In this article, we present a transposable three-transistor static random access memory (3T-SRAM) array consisting of independent double-gate feedback field-effect transistors as binary synaptic devices and access transistors. The synaptic functions of the ${2} \times {2}$ SRAM array are investigated through mixed-mode technology computer-aided design simulations. This 3T-SRAM array provides parallel and bidirectional synaptic updates with fast operating speed. Furthermore, a simplified spike-timing-dependent plasticity learning rule is implemented by adjusting the widths of memory pulses. A compact cell area and a low-leakage power consumption allow this 3T-SRAM array to be used for adaptive synaptic devices in a large-scale neuromorphic system.
- Published
- 2019
Catalog
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.