8 results on '"Sakhare, Sushil"'
Search Results
2. JSWof 5.5 MA/cm2 and RA of 5.2-Ω · μm2 STT-MRAM Technology for LLC Application.
3. Main memory organization trade-offs with DRAM and STT-MRAM options based on gem5-NVMain simulation frameworks
4. Cross-layer design and analysis of a low power, high density STT-MRAM for embedded systems
5. Design technology co-optimization for enabling 5nm gate-all-around nanowire 6T SRAM
6. Impact of interconnect multiple-patterning variability on SRAMs.
7. A Comprehensive Benchmark and Optimization of 5-nm Lateral and Vertical GAA 6T-SRAMs.
8. Simplistic Simulation-Based Device-VT-Targeting Technique to Determine Technology High-Density LELE-Gate-Patterned FinFET SRAM in Sub-10 nm Era.
Catalog
Books, media, physical & digital resources
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.