Search

Codoping of gallium nitride for improved acceptor ionization has long been theorized; however, reduction to practice proves difficult via growth. Herein, implementation of codoping via ion implantation and symmetric multicycle rapid thermal annealing utilizing magnesium codoped with silicon or oxygen is demonstrated. Results show enhanced photoluminescence with both donor species but with an order of magnitude greater increase with concurrent p‐type hall for codoping with oxygen. Furthermore, the addition of nitrogen to balance stoichiometry suppresses defect photoluminescence signals. The incorporation of the donor and nitrogen demonstrates defect reduction beyond magnesium, only implants despite the additional implant dose and resultant damage with coimplantation. The enhanced hole concentrations evident with oxygen incorporation reveal important considerations for device design given unintentional doping during growth and future incorporation of ion implantation capabilities. [ABSTRACT FROM AUTHOR]

Herein, the electrical and thermal performance of lateral AlGaN/GaN high electron mobility transistors (HEMTs) and metal‐insulator‐semiconductor field effect transistors (MISFETs) fabricated with 11 μm thick GaN buffer layers on 200 mm diameter Qromis Substrate Technology (QST) substrates are investigated. The QST substrate has a polycrystalline core engineered to be coefficient of thermal expansion (CTE)‐matched to GaN to minimize wafer bow and residual stress in the GaN film as a result of epitaxial growth. Raman spectroscopy is used to determine the biaxial residual stress in the GaN buffer of the as‐fabricated devices. Electrical characterization is demonstrated on the HEMTs including DC and pulsed output characteristics, DC transfer characteristics, Hall mobility, carrier concentration, sheet resistance, median transition frequency, and maximum stable gain. Finally, the thermal performance of the AlGaN/GaN MISFET is assessed via thermoreflectance thermal imaging at DC power densities up to 19 W mm−1. The thermal resistance of the MISFET, calculated using the peak temperature rises on the gate electrode for DC power densities <10 W mm−1, is measured to be 15.4 mm K W−1, which is comparable with state‐of‐the‐art GaN‐on‐Si lateral transistors. [ABSTRACT FROM AUTHOR]

AlGaN/GaN high electron mobility transistors on QST engineered substrates are grown with different GaN/AlGaN buffer layer thickness. The as‐grown heterostructures are evaluated for their structural quality via atomic force microscopy, high‐resolution X‐ray diffraction, Raman spectroscopy, and steady‐state thermoreflectance. Transistor devices are fabricated and evaluated via DC and pulsed electrical techniques, as well as thermoreflectance imaging. It is reported that buffer layer thickness of at least 10 μm can result in lateral high electron mobility transistors (HEMTs) with simultaneously high GaN quality, low stress, good DC electrical performance, low current collapse, and low thermal resistance. [ABSTRACT FROM AUTHOR]

Defect origins and their propagation behavior were investigated in 25 μm thick homo-epitaxial GaN layers grown on ammono-thermal and void-assisted separation (VAS) substrates using multi-vector x-ray topography in both transmission and reflection geometries. Complex inclusions were identified and their microstructure was analyzed. Additionally, generation of threading dislocation clusters during epitaxial growth is analyzed. Various defects are delineated from the substrate vs epitaxial layers. Growth on the ammono-thermal substrate led to less defective and flatter epitaxial layers compared to the growth on the VAS substrate. Determining the origins and microstructure of defects is crucial toward developing defect mitigation strategies for reliable GaN devices. [ABSTRACT FROM AUTHOR]

Selective area doping via ion implantation is crucial to the implementation of most modern devices and the provision of reasonable device design latitude for optimization. Herein, we report highly effective silicon ion implant activation in GaN via Symmetrical Multicycle Rapid Thermal Annealing (SMRTA) at peak temperatures of 1450 to 1530 °C, producing a mobility of up to 137 cm2/Vs at 300K with a 57% activation efficiency for a 300 nm thick 1 × 1019 cm−3 box implant profile. Doping activation efficiency and mobility improved alongside peak annealing temperature, while the deleterious degradation of the as-grown material electrical properties was only evident at the highest temperatures. This demonstrates efficient dopant activation while simultaneously maintaining low levels of unintentional doping and thus a high blocking voltage potential of the drift layers for high-voltage, high-power devices. Furthermore, efficient activation with high mobility has been achieved with GaN on sapphire, which is known for having relatively high defect densities but also for offering significant commercial potential due to the availability of cheap, large-area, and robust substrates for devices. [ABSTRACT FROM AUTHOR]

To improve the manufacturing process of GaN wafers, inexpensive wafer screening techniques are required to both provide feedback to the manufacturing process and prevent fabrication on low quality or defective wafers, thus reducing costs resulting from wasted processing effort. Many of the wafer scale characterization techniques—including optical profilometry—produce difficult to interpret results, while models using classical programming techniques require laborious translation of the human-generated data interpretation methodology. Alternatively, machine learning techniques are effective at producing such models if sufficient data is available. For this research project, we fabricated over 6000 vertical PiN GaN diodes across 10 wafers. Using low resolution wafer scale optical profilometry data taken before fabrication, we successfully trained four different machine learning models. All models predict device pass and fail with 70–75% accuracy, and the wafer yield can be predicted within 15% error on the majority of wafers. [ABSTRACT FROM AUTHOR]

Vertical power devices require significant attention to their edge termination designs to obtain higher breakdown voltages without substantial increase in ON-state resistance. A simple edge termination structure for a GaN p-n diode is proposed, comprising a full layer lightly doped p-type GaN region underneath the higher doped ${p} +\!+$ contact layer. A TCAD model of the device is developed, and removal of the portions of ${p}$ ++ cap outside of the device active area in simulations is shown to increase the device blocking voltage capability. It causes the depletion width to increase in the lightly doped p-type layer and allows it to act similar to a junction termination extension (JTE). These predictions are validated empirically, resulting in a 52% measured increase in breakdown capability after selective removal of the ${p}$ ++ cap. This simple edge termination technique can be formed with only a single low-energy nitrogen implant or etching procedure, greatly increasing its manufacturability over more complex structures. Design optimization studies are pursued in TCAD to determine optimal parameter values for further improving breakdown performance. It is shown that the proposed edge termination technique can be employed to produce future high voltage vertical GaN devices without a significant gain in ON-state resistance and with wide tolerance to process variations. [ABSTRACT FROM AUTHOR]

GaN vertical PiN diodes with different anode thicknesses were fabricated on three native GaN wafers with the same p-layer doping concentrations, and planar hybrid edge termination. The breakdown behavior in terms of the breakdown voltage and the electroluminescence were studied as functions of the anode thickness. A repeatable avalanche breakdown and highest breakdown voltage were measured with the thinnest anode of 300 nm and with the thinnest edge termination region. This indicates the efficacy of the nitrogen-implanted hybrid edge termination design that comprises of junction termination and guard rings hybrid design. As the anode thickness increases, the edge termination thickness increases, and the devices exhibit lower breakdown voltages and less robust breakdown characteristics, often destructive. From this study, we also conclude that a very high p-layer doping of 2 × 1019 cm−3 is not s practical doping level, because it is too sensitive to the edge termination thickness. [ABSTRACT FROM AUTHOR]

Impact ionization coefficients play a critical role in semiconductors. In addition to silicon, silicon carbide and gallium nitride are important semiconductors that are being seen more as mainstream semiconductor technologies. As a reflection of the maturity of these semiconductors, predictive modeling has become essential to device and circuit designers, and impact ionization coefficients play a key role here. Recently, several studies have measured impact ionization coefficients. We dedicated the first part of our study to comparing three experimental methods to estimate impact ionization coefficients in GaN, which are all based on photomultiplication but feature characteristic differences. The first method inserts an InGaN hole-injection layer, the accuracy of which is challenged by the dominance of ionization in InGaN, leading to possible overestimation of the coefficients. The second method utilizes the Franz–Keldysh effect for hole injection but not for electrons, where the mixed injection of induced carriers would require a margin of error. The third method uses complementary p–n and n–p structures that have been at the basis of this estimation in Si and SiC and leans on the assumption of a constant electric field, and any deviation would require a margin of error. In the second part of our study, we evaluated the models using recent experimental data from diodes demonstrating avalanche breakdown. [ABSTRACT FROM AUTHOR]

To improve the manufacturing of vertical GaN devices for power electronics applications, the effects of defects in GaN substrates need to be better understood. Many non-destructive techniques including photoluminescence, Raman spectroscopy and optical profilometry, can be used to detect defects in the substrate and epitaxial layers. Raman spectroscopy was used to identify points of high crystal stress and non-uniform conductivity in a substrate, while optical profilometry was used to identify bumps and pits in a substrate which could cause catastrophic device failures. The effect of the defects was studied using vertical P-i-N diodes with a single zone junction termination extention (JTE) edge termination and isolation, which were formed via nitrogen implantation. Diodes were fabricated on and off of sample abnormalities to study their effects. From electrical measurements, it was discovered that the devices could consistently block voltages over 1000 V (near the theoretical value of the epitaxial layer design), and the forward bias behavior could consistently produce on-resistance below 2 mΩ cm2, which is an excellent value considering DC biasing was used and no substrate thinning was performed. It was found that high crystal stress increased the probability of device failure from 6 to 20%, while an inhomogeneous carrier concentration had little effect on reverse bias behavior, and slightly (~ 3%) increased the on-resistance (Ron). Optical profilometry was able to detect regions of high surface roughness, bumps, and pits; in which, the majority of the defects detected were benign. However a large bump in the termination region of the JTE or a deep pit can induce a low voltage catastrophic failure, and increased crystal stress detected by the Raman correlated to the optical profilometry with associated surface topography. [ABSTRACT FROM AUTHOR]

This article reports GaN super-heterojunction Schottky barrier diodes (SHJ-SBDs) with substantially improved performance. Metal-2DEG sidewall n-ohmic contacts were deployed to achieve low contact resistance of $0.75~\Omega ~ \cdot ~mm$ , avoiding the risk of abnormally high contact resistance caused by inaccurate etch depth control. A pGaN notch formed near the cathode successfully eliminated excessive hole conduction caused by the sidewall n-ohmic contact. Isolation was improved by a high-energy Al implantation step. The resulting SHJ-SBD exhibited a breakdown voltage (BV) of ~12.5 kV and a specific resistance of 100.8 $\text{m}\Omega ~ \cdot ~cm^{2}$. [ABSTRACT FROM AUTHOR]

In light of the importance of selective area doping in GaN to enable planar process technology, and to avoid the complications from the etch/regrowth process, ion implantation is the recognizable alternative. Annealing to activate dopant species and repair the damage to a crystal poses a challenge for GaN since the material will decompose to Ga + N2 at atmospheric pressure and relevant temperatures. In this research, in situ high- and low-temperature epitaxial and ex situ sputtered AlN caps were examined in different stacking arrangements to study the optimum conditions for Mg ion implantation and activation. Concurrently, a matrix of different implantation doses was also investigated to better understand the dose-dependent activation. Each sample has a unique cap stack and four different implant doses, including an unimplanted reference quadrant. The results show that poorer quality cap films enable nitrogen to leave the crystal during annealing and leave nitrogen vacancies behind. Furthermore, a high dose is needed at the surface to facilitate ohmic contact formation. The results suggest that in situ epitaxial-grown AlN caps are more suitable for GaN activation annealing, and high-temperature thin caps provide the best barrier to prevent crystal disintegration. We reveal a timely strategy for preserving the quality of GaN crystal structure during the electrical activation of the ion-implanted Mg atoms. This work provides valuable information that bridges the gap between device processing and electrical characterization of GaN devices, presenting a clear path towards achieving an electrical activation of implanted Mg while maintaining the integrity of the crystalline structure of GaN. [ABSTRACT FROM AUTHOR]

Present GaN technology consists primarily of heteroepitaxial, lateral high electron mobility transistors; however, high-power devices would be much more efficiently manufactured with a vertical geometry due to better blocking voltage scaling. This technology has yet to be realized due to the inconsistency of GaN wafer properties. These inconsistencies can be detected with several long-range, non-destructive techniques including Raman spectroscopy, optical profilometry, and photoluminescence mapping. In particular, Raman spectroscopy is an effective tool for determining the carrier concentration of GaN substrates and whether the wafers are uniform or inhomogeneous. In this work, vertical p-i-n GaN diodes are fabricated using both uniform and inhomogeneous wafers determined by using the A1 Raman peak position to monitor carrier concentration. The inhomogeneous samples have regular patterns of varying conductivity as a result of electron-donating defects brought about by changes in crystal stress. By avoiding these defects, we have found that diode performance improves by increasing the +/− 10 V rectification ratio by up to a factor of 5X and reducing the 200 V reverse bias leakage current by several orders of magnitude. Using the higher quality substrates with uniform electron carrier concentrations can improve the rectification ratio by another order of magnitude. [ABSTRACT FROM AUTHOR]

Gallium nitride (GaN) high electron-mobility transistors (HEMTs) offer considerable high-power operation but suffer in reliability due to potentially damaging self-heating. In this study, self-heating in AlGaN/GaN HEMTs on high conductivity substrates is assessed using a high-resolution thermoreflectance (TR) imaging technique, to compare the thermal response between GaN-on-Si, GaN-on-Diamond, and GaN-on-4H-SiC. The TR method accuracy at high-power density is verified using a nonlinear coefficient of TR (CTR) as a function of temperature. The acquired steady-state thermal maps give a thermal resistance of 11.5~mm ⋅ K/W for GaN-on-Si (based on peak channel temperature), compared to 2.7 and 3.3~mm ⋅ K/W for GaN-on-SiC and GaN-on-diamond substrates, respectively. The tested GaN-on-diamond HEMT exhibits similar heating rates to those seen on a SiC substrate, with a slightly higher peak temperature, which indicates a higher thermal boundary resistance that could offset the benefits of using a higher conductivity substrate and lead to faster thermally enhanced degradation. The analysis reveals the importance using high-resolution imaging to detect hotspots and areas of peak temperature that largely affect failure initiation and device reliability and which may not be otherwise observable. [ABSTRACT FROM AUTHOR]

GaN is a favorable martial for future efficient high voltage power switches. GaN has not dominated the power electronics market due to immature substrate, homoepitaxial growth, and immature processing technology. Understanding the impact of the substrate and homoepitaxial growth on the device performance is crucial for boosting the performance of GaN. In this work, we studied vertical GaN PiN diodes that were fabricated on non-homogenous Hydride Vapor Phase Epitaxy (HVPE) substrates from two different vendors. We show that defects which stemmed from growth techniques manifest themselves as leakage hubs. Different non-homogenous substrates showed different distribution of those defects spatially with the lesser quality substrates clustering those defects in clusters that causes pre-mature breakdown. Energetically these defects are mostly mid-gap around 1.8Ev with light emission spans from 450nm to 700nm. Photon emission spectrometry and hyperspectral electroluminescence were used to locate these defects spatially and energetically. [ABSTRACT FROM AUTHOR]

We report selective area n-type doping using ion implantation of Si into semi-insulating, C-doped GaN samples activated using both conventional rapid thermal annealing (RTA) and 30 atm N2 overpressure annealing. Implanted regions were tested for Si activation using Circular Transmission Line Measurements (CTLM), while linear and circular photoconductive switches (PCSS) in the unimplanted regions were used as a test vehicle to separate implanted Si dopant activation from leakage paths generated by N vacancy formation due to damage and decomposition during annealing. We observed that at an optimal temperature around 1060 °C, a low contact resistivity of $1\times 10^{-6}\,\,\Omega $ -cm2 was obtained while preserving the breakdown of the unimplanted regions. [ABSTRACT FROM AUTHOR]

Record DC power has been demonstrated in AlGaN/GaN high electron mobility transistors fabricated using a substrate replacement process in which a thick diamond substrate is grown by chemical vapor deposition following removal of the original Si substrate. Crucial to the process is a ~30 nm thick SiN interlayer that has been optimized for thermal resistance. The reductions obtained in self-heating have been quantified by transient thermoreflectance imaging and interpreted using 3D numerical simulation. With a DC power dissipation level of 56 W/mm, the measured average and maximum temperatures in the gate-drain access region were 176 °C and 205 °C, respectively. [ABSTRACT FROM AUTHOR]

This letter demonstrates vertical GaN junction barrier Schottky (JBS) rectifiers fabricated with novel ion implantation techniques. We used two different methods to form the lateral p-n grids below the Schottky contact: 1) Mg implantation into n-GaN to form p-wells and 2) Si implantation into p-GaN to form n-wells. Specific differential ON-resistances ( R \mathrm{\scriptscriptstyle ON} ) of 1.5–2.5 \textm\Omega ~\cdot cm2 and 7–9 \textm\Omega ~\cdot cm2 were obtained in the Mg-implanted and Si-implanted JBS rectifiers, respectively. A breakdown voltage of 500–600 V was achieved in both devices, with a leakage current at high reverse biases at least 100-fold lower than conventional vertical GaN Schottky barrier diodes. The impact of n-well and p-well widths on the R \mathrm{\scriptscriptstyle ON} and BV was investigated. Fast switching capability was also demonstrated. This letter shows the feasibility of forming patterned p-n junctions by novel ion implantation techniques, to enable high-performance vertical GaN power devices. [ABSTRACT FROM AUTHOR]

The activation of ion implanted p-type dopants in GaN is notoriously difficult as the extremely high temperatures required to activate implanted Mg also damage the GaN crystal. In this paper, we present refinements to our novel annealing process (symmetric multicycle rapid thermal annealing) to reduce surface damage and contamination responsible for elevated leakage currents and non-ideal diode behavior. Furthermore, we apply the technique to Mg-implanted bulk GaN substrates to enable vertical power device structures, demonstrating rectifying p-i-n junctions. In addition, the technique was applied for edge termination in both p-i-n and Schottky barrier diodes, realizing floating guard ring and junction termination extension structures. The processes demonstrated here represents a key enabling step for future GaN-based power devices. [ABSTRACT FROM AUTHOR]

In this paper, electrical characterization results of N-polar GaN high-electron-mobility transistors that have been released from a 6H-SiC wafer and manually transferred to a Si wafer using a novel epitaxial lift-off (ELO) technique are presented. This recently developed ELO method uses a thin sacrificial layer of Nb2N, a hexagonal epitaxial conductor with less than 1% lattice mismatch to 4H- and 6H-SiC, to serve as the template for III-N device heterostructure growth. Measured results of transferred devices indicate that electron transport properties and low power density electrical performance are nominally unchanged relative to values measured before release. This technique has several advantages over competing ELO techniques, such as the well-known smart cut method, including bonding-ready released material with atomically-smooth backsides (≤ 0.5 nm rms), easy substrate reclaim with indefinite recycling potential, and a transfer process that can be performed after full front-side device processing and yield screening has been completed. [ABSTRACT FROM AUTHOR]

Carrier injection by single-photon absorption using ultraviolet optical pulses is used to investigate single-event transients in pristine and proton-irradiated AlGaN/GaN HEMTs. High-precision spatial mapping of defects and traps in AlGaN/GaN HEMT devices identify regions of enhanced SET signals, or “hot spots” that are ascribed to the presence of lattice defects that modify the electric field in the structure. The resulting transient shape and amplitude depend strongly on the specific location of the injected carriers, and vary with changes in gate and drain bias. Proton irradiation significantly alters transient signal shapes, increases the integrated collected charge, and increases density of defects and traps. [ABSTRACT FROM PUBLISHER]

Radiation tolerance of AlGaN/GaN high-electron mobility transistors (HEMTs) is studied with 2-MeV protons, up to a fluence of 6 \times 10^14 H+/cm2 (about 200 times of typical Si MOSFET rating). The increase in dynamic ON-resistance ( $R_{{\textit{ONDYN}}})$ after radiation is observed to be much more severe than that of static ON-resistance. Radiation-induced donorlike traps located near the two-dimensional electron gas trap electrons, which is responsible for the phenomenon. Compared with the devices passivated by conventional plasma-enhanced chemical vapor deposition (PECVD) SiN, GaN HEMTs with 10 nm of in situ SiN before the PECVD SiN step demonstrate much less increase in $R_{{\textit{ONDYN}}}$ from 2300% to only 300%. The in situ SiN is believed to reduce the process damage by PECVD, improving radiation tolerance. [ABSTRACT FROM PUBLISHER]

An Mg-implanted p-i-n diode was fabricated and characterized. Mg activation was achieved using the multicycle rapid thermal annealing technique with rapid heating pulses up to 1340 °C. The surface of the implanted GaN after annealing was smooth (0.94 nm RMS roughness) with growth steps evident as characterized by atomic force microscopy. The full width at half-maximum of the implanted GaN E2 Raman mode approaches that of the as-grown GaN after the annealing process, indicating that the annealing process is able to reverse most of the implantation damage. The Mg-implanted p-i-n diode exhibits rectification and a low leakage current of 0.11 μA cm−2 at a bias of −10 V. Under forward bias, light emission was observed from the p-i-n diode. The implantation and activation of Mg in a GaN-based device, demonstrated for the first time in this research, is a key enabling step for future optoelectronic and power electronic devices. Current-voltage characteristics of the Mg-implanted p-i-n diode with an inset of the device schematic. [ABSTRACT FROM AUTHOR]

This article presents the use of flexible carbon substrates for the growth of III-nitride nanowire light emitters. A dense packing of gallium nitride nanowires were grown on a carbon paper substrate. The nanowires grew predominantly along the a-plane direction, normal to the local surface of the carbon paper. Strong photo- and electro-luminescence was observed from InGaN quantum well light emitting diode nanowires. (© 2014 WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim) [ABSTRACT FROM AUTHOR]

A finite-element model coupling 2-D electron gas (2-DEG) density, piezoelectric polarization charge Q{\bf P}, and intrinsic stress induced by a nanocrystalline diamond capping layer, was developed for AlGaN/GaN high electron mobility transistors. Assuming the surface potential is unchanged by an additional stress from diamond capping, tensile stress from the diamond cap leads to an additional tensile stress in the heterostructure and, thus an increase in the 2-DEG under the gate. As a result, additional compressive stress near the gate edges would develop and lead to decreased 2-DEG in the regions between the source and drain contacts (SDCs). Increased saturation drain current will be due to the reduced total resistance between SDC. Integration of the 2-DEG density from SDC revealed a redistribution of sheet density with total sheet charge concentration remaining unchanged. The modeling results were compared with the experimental data from Raman spectroscopy and I-V characterization, and good agreements were obtained. [ABSTRACT FROM AUTHOR]

AlGaN/GaN high-electron mobility transistor (HEMT) structures were grown by metal–organic chemical vapor deposition on SiC, hydride vapor phase epitaxy (HVPE) GaN, and ammonothermal GaN substrates to achieve HEMTs with over five orders of magnitude variation in extended defect density. This enables a direct comparison of the effect of extended defects on device performance to achieve the best possible reliability. As-grown material was characterized by atomic force microscopy, electron channeling contrast imaging, and Raman spectroscopy. Devices were characterized by Hall, dc $I$ – $V$ , and pulsed $I$ – $V$ behavior. Reduced threading dislocation density provides an increased 2-D electron gas mobility, but inhibits ohmic contact formation resulting in high contact resistance. Transistor characteristics were nominally identical, with higher OFF-state leakage in the HEMTs on ammonothermal GaN. The pulsed $I$ – $V$ response indicated significantly reduced current collapse in the HEMT on HVPE GaN due to reduced buffer trapping. [ABSTRACT FROM PUBLISHER]

AlGaN/GaN high-electron mobility transistors (HEMTs) were exposed to 2-MeV protons irradiation, at room temperature, up to a fluence of 6 \times 10^\mathrm \mathbf 14 H+/ \mathrmcm^\mathrm \mathbf 2 . Aside from degradation resulting from radiation-induced charge trapping, transmission electron microscopy and electrical measurements reveal a radiation-induced defect located at the edges of the Ni/Au Schottky gate in the proton-irradiated devices. At the edges of the Ni/Au gate, the Ni of the Ni/Au gate diffused up into the Au layer and migrated into the AlGaN barrier, leaving voids in the Ni layer at the gate edges after irradiation. These radiation-induced voids are caused by diffusion of Ni through vacancy exchange, known as the Kirkendall effect, resulting in reduced gate area and degrading the HEMT performance. [ABSTRACT FROM AUTHOR]

In this split-wafer study, we have compared the dc, pulsed, small and large signal RF electrical performance of nanocrystalline diamond (NCD) coated AlGaN/GaN high electron mobility transistors (HEMTs) to reference devices with silicon nitride passivation only. The NCD-coated HEMTs were observed to outperform reference devices in transconductance, large-signal gain, output power density, and power-added efficiency at 4 GHz. The measured improvements were suspected to be related to reduced dispersion and lower source access resistance afforded by the NCD film. [ABSTRACT FROM AUTHOR]

AlGaN/GaN high electron mobility transistors grown on Si, SiC, and sapphire substrates were exposed to 2-MeV proton irradiation in incremental fluences up to \(6 \times 10^{14}\) cm \(^{-2}\) . The devices were characterized initially and after each irradiation by Hall and dc \(I\) – \(V\) measurements to probe the mechanisms associated with radiation-induced degradation and failure. It was determined that defects created at the AlGaN/GaN interface introduce scattering centers near the two-dimensional electron gas (2DEG), which result in degraded mobility. Additionally, charged traps in the structure serve to screen the 2DEG resulting in reduced sheet carrier density. These two effects are responsible for degraded \(I\) – \(V\) behavior, including reduced saturation current and transconductance, increased ON-resistance, and positive threshold voltage shift. Interestingly, the sample with the most pre-existing defects was the most tolerant of radiation-induced damage. [ABSTRACT FROM PUBLISHER]

Boron-doped p^+ nanocrystalline diamond (NCD) films are implemented as heat spreading gate contacts to AlGaN/GaN high-electron-mobility transistors. This device demonstrates a reduced ON-resistance, reduced gate leakage, and significantly increased ON-state current density compared with the reference Ni/Au-gated devices from the same wafer. The NCD gate electrode is thermally stable, chemically stable, optically transparent, and places a heat spreading film in direct contact with the gate edge, which is the hottest part of the device. [ABSTRACT FROM AUTHOR]

Enhancements in AlGaN/GaN high-electron-mobility transistor (HEMT) performance have been realized through ultrathin (4 nm) AlN passivation layers, formed by atomic layer epitaxy (ALE). A combination of ex situ and in situ surface cleans prepare the surface for deposition of ALE AlN. HEMTs passivated by high crystallinity AlN, grown at 500^\circC, show improvements in 2-D electron gas sheet carrier density, gate leakage current, off-state drain leakage current, subthreshold slope, and breakdown voltage. In addition, degradation of dynamic on resistance during pulsed off-state voltage switching stress is suppressed by \sim50\% compared with HEMTs passivated by conventional plasma enhanced chemical vapor deposition SiNx. [ABSTRACT FROM PUBLISHER]

Nanocrystalline diamond (NCD) thin films are deposited as a heat-spreading capping layer on AlGaN/GaN HEMT devices. Compared to a control sample, the NCD-capped HEMTs exhibited approximately 20% lower device temperature from 0.5 to 9 W/mm dc power device operation. Temperature measurements were performed by Raman thermography and verified by solving the 2-D heat equation within the device structure. NCD-capped HEMTs exhibited 1) improved carrier density NS, sheet resistance RSH; 2) stable Hall mobility \muH and threshold voltage VT; and 3) degraded on-state resistance RON, contact resistance RC, transconductance Gm, and breakdown voltage VBR. [ABSTRACT FROM PUBLISHER]

Optical, electrical, and mass spectrometry experiments were carried out on solution grown GaN crystals to detect and identify the impurities incorporated in faces of different polarity at different growth condition. Selective etching, photoluminescence and cathodoluminescence imaging indicate that Mg acceptors incorporate preferentially in GaN nitrogen polar face. Larger incorporation of Mg was observed on crystals grown at lower temperatures. Capacitance–voltage measurements verified p-type conductivity due to an excess of Mg acceptors on N-polar face of the GaN crystals. These results suggest that epitaxial layers deposited from liquid phase may be the best approach to produce p-type conducting layers with high hole concentration and low defect density. [ABSTRACT FROM AUTHOR]