Search

In this paper we compare simulation results on a differential pair circuit using a CNTFET model, already proposed by us, with the result obtained using Stanford model. We study the case of differential pair with differential input and single ended output as core of a 50 GHz amplifier for mm waves band. We consider the case of a CNTFET having a single CNT tube with indices (19,0) and 25 nm long. For this circuit we present result for its main parameters: gain, input impedance, output impedance, noise and distortion. Since the Stanford model includes fixed capacitance, for comparison we applied the same capacitance on our model. Since this capacitances dominate the high frequency cut, results are not much different, except for the lack of noise modelling in the Stanford model.

The embedded systems, IoT (Internet of Things) devices, and portable electronic devices spread very quickly recently. Most of them depend on batteries to operate. The target of this work is to decrease energy consumption by (1) using Multiple-valued logic (MVL) that shows notable enhancements regarding energy consumption over binary circuits and (2) using carbon nanotube field-effect transistors (CNFET) that show better performance than CMOS. This work proposes ternary combinational circuits using 32 nm CNFET: Ternary Half Adder (THA) with 36 transistors and Ternary Multiplier (TMUL) with 23 transistors. To reduce energy consumption by utilizing the unary operator of the ternary system and employing two voltage supplies ( $V_{dd}$ and $V_{dd}$ /2). The result of extensive HSPICE simulations regarding PVT (Process, Voltage, and Temperatures) variations and Noise Immunity Curve (NIC) show the improvements of the proposed designs up to 25% in transistors count and up to 98% in energy consumption reductions. Further, increasing the robustness of process variations and the noise tolerance compared to recent similar designs.

RF CNTFETs are one of the most promising devices for surpassing incumbent RF-CMOS technology in the near future. Experimental proof of concept that outperformed Si CMOS at the 130 nm technology has already been achieved with a vast potential for improvements. This review compiles and compares the different CNT integration technologies, the achieved RF results as well as demonstrated RF circuits. Moreover, it suggests approaches to enhance the RF performance of CNTFETs further to allow more profound CNTFET based systems e.g., on flexible substrates, highly dense 3D stacks, heterogeneously combined with incumbent technologies or an all-CNT system on a chip.

Low Noise Amplifier is considered as one of the most important component at the receiver end. The basic characteristics and features that a device should possess in the field of Wireless Sensor Network is high gain with low power consumption and size as miniaturize as possible. The Carbon Nano Tube Field Effect Transistors (CNTFETs) are being widely studied as possible successors to silicon based CMOSFETs that have a size much smaller than that of the conventional transistors. This paper presents the behavioral modeling and comparative performance interpretations of a Low Noise Amplifier based on CMOSFETs and CNTFETs using Verilog-A hardware description Language.

The huge quantity of nodes and interconnections in modern binary circuits leads to extremely high levels of energy consumption. The interconnection complexity and other issues of binary circuits encourage researchers to consider multiple-valued logic (MVL) alternatives. Features of Carbon Nanotube Field-Effect Transistors (CNTFETs) make this technology a potential candidate to implement MVL circuits. In this article, a new systematic methodology is proposed to design ternary logic block circuits based on CNTFETs. The methodology is applied to the design of two basic logic circuits, a half adder and a 1-digit multiplier, which are evaluated through HSPICE simulations. Simulation results indicate improvements over current equivalents in transistor count and PDP mean with the half adder version of 19.2%, and 74.07% respectively, and with the 1-digit multiplier of 24.67% and 81.12% respectively.

In this paper we present a comparative analysis of noise performance of Carbon Nanotube Field Effect Transistors (CNTFETs) and MOSFET, through the design of two circuits: a basic current mirror and self-bias current mirror, each time with different current values. For this aim we use a semi-empirical compact CNTFET model, already proposed by us, including noise source contributions, and the BSIM4 model for MOS device. Then we analyze and discuss the spectral density of output noise current, comparing the two considered technology. The software used is Advanced Design System (ADS), compatible with the Verilog A programming language.

In this paper we review a method to analyse the thermal effects in the design of CNTFET-based digital circuits, enhancing a compact model, already proposed by us, in which the temperature variation in the drain current equation and in energy band gap is considered. At first the impact of temperature variations on design parameters of CNTFET is shown, with particular reference to the output and trans-characteristics, the output resistance, the transconductance. Then, using ADS software, the effects of temperature variations in the design of some digital circuits, are illustrated and widely discussed, emphasizing that the reviewed procedure can easily be applied to any other circuit based on CNTFET.

Carbon nanotube based devices are foreseen as the vital candidates for fabricating high-performance logic blocks that can be operated in the sub 22nm regime. Unlike their silicon-based counterparts, these CNTFET devices can be operated without getting affected by short channel issues of downscaled technology. In this work, an analytic model based on surface potential of the ballistic planar CNTFET device is developed and a simulation study is carried out to examine the current-voltage characteristics of the device. The developed MATLAB model also investigates the stability of the device performance under the variation of CNT diameter and oxide thickness used for the device. The model generates optimal I-V characteristics of the device that possess a negligible off-state current even under an increase in temperature. The obtained current values are compared with the simulation results of the nanoHUB Fettoy simulator for the validation of the developed model. The characteristics demonstrate the compatibility of the device to design high-performance circuits.

With the advent and development of the Internet of Things, new needs arose and more attention was paid to these needs. These needs include: low power consumption, low area consumption, low supply voltage, higher security and so on. Many solutions have been proposed to improve each one of these needs. In this paper, we try to reduce the power consumption and enhance the security by using SPGAL, a DPA-resistant Logic, and Carbon Nanotube FETs (CNTFETs) instead of conventional CMOS and MOSFET technology, for IoT devices. All simulations are done with HSPICE.

In this paper we present a comparison of temperature dependence of I-V characteristics in Carbon Nanotube Field Effect Transistor (CNTFET) models proposed in the literature in order to identify the one more easily implementable in simulation software for electronic circuit design. At first we consider a compact, semi-empirical model, already proposed by us, performing I-V characteristic simulations at different temperatures. Our results are compared with those obtained with the Stanford-Source Virtual Carbon Nanotube Field-Effect Transistor model (VS-CNFET), obtaining I-V characteristics comparable, but with CPU calculation times much lower

In this paper we review design criteria to evaluate the performance of typical analog and digital (A/D) circuits based on CNTFET, both in SPICE, using ABM library, and in Verilog-A, using a semi-empirical compact model for CNTFETs already proposed by us. The obtained results, with reference to a design of a phase shift oscillator, as example of analog circuit, are the same in static simulations and comparable in dynamic simulations. However using Verilog-A the simulation run time is much shorter and the software is much more concise and clear than schemes using ABM blocks in SPICE. Then we review a procedure in order to carry out static and dynamic analysis of basic digital circuits. In particular, to carry out the dynamic analysis, we consider both the quantum capacitance effects and the sub-threshold current. At last we analyze the timing performances of a NOT gate in order to define the optimal working conditions, emphasizing that the proposed method can be used to analyze the timing performance of any CNTFET-based logic gate.

In this paper we analyze an application of CNTFET in the design of NOT gate, in which parasitic elements of interconnection lines are considered. At first we study the time domain analysis of NOT gate without to consider the parasitic elements of interconnection lines, in order to compare the obtained results with those in which the parasitic elements are considered, showing how they limit the high-speed performances of CNTs.

In this paper we study an application of CNTFET in the design of current mirrors, key components of analogue circuits, in order to examine the noise behavior of CNTFETs. We compare the CNTFET with a MOSFET of comparable scale and we present the results obtained using simulation for two different current mirror circuits, each time with different current values. To achieve this goal we use a semi-empirical compact CNTFET model, already proposed by us, including noise source contributions, and the BSIM4 model for MOS device. After the simulation of the I-V curves, the differential output resistance and the output impedance at various frequencies, we present the spectral density of output noise current, obtaining for all proposed cases that the output noise current is always higher for the CNTFET than for the MOS device.

We present a aimulation study of noise behavior in basic current mirror using CNTFET and MOSFET, obtaining that the output noise current is always higher for the CNTFET than for the MOS device. Keywords— CNTFET, MOSFET, Modelling, Current Mirror Design, Advanced Design System (ADS).

In this paper we review the issue about the modelling of Carbon NanoTube Field Effect Transistors (CNTFETs), considering also the temperature effects on I-V characteristics of device. In particular we consider a compact, semi-empirical model, already proposed by us, performing I-V characteristic simulations, comparing our results with those obtained with a numerical model online available and obtaining output characteristics comparable but with a lower CPU calculation time.

The progress of Carbon Nanotube Field Effect Transistor (CNTFET) devices has facilitated the trimness of mobile phones, computers and all other electronic devices. CNTFET devices contribute to model these electronics instruments that require designing the devices. This research consists of the design and verification of the CNTFET device's small signal model. Scattering parameters (S-parameters) is extracted from the CNTFET model to construct equivalent small model circuit. Current sources, capacitors and resistors are involved to evaluate this equivalent circuit. S-parameters and small signal models are elaborated to analyze using a technique to form the small signal equivalent circuit model. In this design modeling process, at first intrinsic device's Y-parameters are determined. After that series of impedances are calculated. At last, Y-parameters model are transformed to add parasitic capacitances. The analysis result shows the acquiring high frequency performances are obtained from this equivalent circuit.

In this paper we review a procedure in order to carry out static and dynamic analysis of basic digital circuits. At first, for static analysis, we implement a simple DC model for CNTFETs already proposed by us, verifying the validity of the obtained results through a comparison with those of Wong model. Then, to carry out the dynamic analysis, we consider both the quantum capacitance effects and the sub-threshold current. At last we analyze the timing performances of a NOT gate in order to define the optimal working conditions, emphasizing that the proposed method can be used to analyze the timing performance of any CNTFET-based logic gate.

In this paper we show how to improve the performance of electronic circuits, through a comparative study between analogue circuits based on CNTFET and the conventionally ones based on MOSFET in 32 nm technology. In particular we design and compare an amplifier in source and drain common configuration and a self-biased cascode current mirror, highlighting that the procedure can be easily applied to a current mirror and a cascode current mirror. We show how the use of CNTFETs improves the performance of all proposed circuits with regards to the pass band, gain and output resistance. The simulation results, carried out with the simulator Advanced Design System, allow us to define quantitatively the differences between CNTFET and MOS technology and the advantages of the first for analogue VLSI circuits.

In this paper we review a procedure to evaluate the performance of typical analog circuits based on CNTFET, both in SPICE, using ABM library, and in Verilog-A, using a semi-empirical compact model for CNTFETs already proposed by us. The obtained results, with reference to a design of a phase shift oscillator, are the same in static simulations and comparable in dynamic simulations. However using Verilog-A the simulation run time is much shorter and the software is much more concise and clear than schemes using ABM blocks in SPICE. At last we review the procedure for the design of basic and cascode current mirror both in CNTFET and MOS technology. For every simulation we evaluate parameters of merit in order to show the differences between CNTFET and MOS technology.

Recently, carbon nanotube field-effect transistors (CNTFETs) have attracted wide attention as promising candidates for components in the next generation of electronic devices. In particular CNTFET-based RF devices and circuits show superior performance to those built with silicon FETs since they are able to obtain higher power-gain and cut-off frequency at lower power dissipation. The aim of this paper is to present a compact, design-oriented model of CNTFETs that is able to ease the development of a complete amplifier. As a case study, the detailed design of a high-gain CNTFET-based broadband inductorless LNA is presented.

The full adder is a key component for many digital circuits like microprocessors or digital signal processors. Its main utilization is to perform logical and arithmetic operations. This has empowered the designers to continuously optimize this circuit and ameliorate its characteristics like robustness, compactness, efficiency, and scalability. Carbon Nanotube Field Effect Transistor (CNFET) stands out as a substitute for CMOS technology for designing circuits in the present-day technology. The objective of this paper is to present an optimized 1-bit full adder design based on CNTFET transistors inspired by new CMOS full adder design [1] with enhanced performance parameters. For a power supply of 0.9V, the count of transistors is decreased to 10 and the power is almost split in two compared to the best existing CNTFET based adder. This design offers significant improvement when compared to existing designs such as C-CMOS, TFA, TGA, HPSC, 18T-FA adder, etc. Comparative data analysis shows that there is 37%, 50%, and 49% amelioration in terms of area, delay, and power delay product respectively compared to both CNTFET and CMOS based adders in existing designs. The circuit was designed in 32nm technology and simulated with HSPICE tools.

This paper proposed a new concept of highly SNM and low power SRAM cell using carbon nanotube FETs (CNTFETs) at 18nm technology node. As device physical gate length is reduced to below 65 nm, device non-idealities such as large parameter variations and exponential increase in Dynamic leakage current make the I-V characteristics substantially different from traditional MOSFETs and become a serious obstacle to scale devices. CNFETs have received widespread attention as one of the promising successor to MOSFETs. The proposed circuit was simulated in HSPICE using 32nm Stanford CNFET model. Analysis of the results shows that the proposed CNTFET based 3VL 8T SRAM cell, power dissipation, and stability substantially improved compared with the conventional CMOS 6T SRAM cell by 51% and 58% respectively at the expense of 4% write delay increase.

In this paper we have implemented the semi-empirical compact model for CNTFETs already proposed by us to simulate typical analogue circuits and logic blocks both in SPICE, using ABM library, and in Verilog-A. The obtained results have been the same in static simulations and comparable in dynamic simulations. However using Verilog-A the simulation run time has been much shorter and the software has been much more concise and clear than schemes using ABM blocks in SPICE.

This paper presents different low-leakage power Carbon NanoTube FET (CNTFET) based SRAM cells at nano technology. These SRAM cells are obtained by applying different circuit level leakage power reduction techniques called Sleep transistor, Forced stack, Data-Retention sleep transistor and Stacked sleep. All these cells are designed and simulated to assess their performance. All these techniques are compared in terms of leakage power, dynamic power, read delay, write delay, SNM and Area. Among all the SRAM cells, stacked sleep CNTFET SRAM cell is best in terms of leakage power saving with state saving capability.

Carbon nanotube (CNT) shows excellent and novel performances in the field of electrical engineering. The electrical properties of CNT consist of exceptional behaviour that will help to manufacture very tiny semiconductor device. However, due to the lack of research, CNT is still competing with the silicon material in the semiconductor industry. In this research, a single walled CNT wrapping diameter of 1.95 nm is proposed such a way that it performs low energy consumption while it is acting as a channel material of a field-effect transistor. A set of electrical properties of CNT is analyzed to propose a novel model of the nanotube that exhibits low energy consumption compare to other electronics devices. Finally the CNT has been replaced with the silicon in the channel of a field-effect transistor that shows low energy consumption.

This paper proposes the novel low power and area efficient ALU (Arithmetic and Logic Unit) using adder and multiplexers. The adder and multiplexer are realized by using CNTFET (Carbon Nano Tube Field Effect Transistor) A verilog model of MOSFET (Metal Oxide Semiconductor Field Effect Transistor) in cadence spice software. The proposed ALU is simulated using Monte carlo simulation at 0.9 sub threshold voltage tested with 45 nm technology for the measurement of power and transistor counts. The power consumption of CNTFET based ALU is found to be 45.67 % better than the existing technologies.

In this paper presented Design and implementation of CNTFET based Ternary 1x1 RAM memories high-performance digital circuits. CNTFET Ternary 1x1 SRAM memories is implement using 32nm technology process. The CNTFET decresase the diameter and performance matrics like delay,power and power delay, The CNTFET Ternary 6T SRAM cell consists of two cross coupled Ternary inverters one is READ and another WRITE operations of the Ternary 6T SRAM cell are performed with the Tritline using HSPICE and Tanner tools in this tool is performed high accuracy. The novel based work can be used for Low Power Application and Access time is less of compared to the conventional CMOS Technology. The CNTFET Ternary 6T SRAM array module (1X1) in 32nm technology consumes only 0.412mW power and data access time is about 5.23ns.

SPICE compatible CNT interconnect and CNTFET models in Verilog-A hardware description language are presented in this paper. Metallic CNTs are shown to have current saturation characteristics above a threshold voltage and then modelled with piecewise linear functions. On the other hand, the CNTFET model developed utilizes the calculation of the self-consistent potential of the CNT channel depending on gate and drain voltages. Unlike the previous SPICE-enabled CNTFET models using approximations and curve fittings, the proposed model employs a self-consistent method for the calculation of the channel potential in SPICE, providing more accuracy. The versatility of the CNT interconnect model and that of the CNTFET model are shown in CNT circuit simulations. © 2012 Elsevier Ltd.

Carbon-based electronics is an emerging field. Its present progress is largely dominated by the materials science community due to the many still existing materials-related obstacles for realizing practically competitive transistors. Compared to graphene, carbon nanotubes provide better properties for building field-effect transistors, and thus, have higher chances for eventually becoming a production technology.

This paper presents a new low power and high speed full adder based on Carbon Nano Tube Field Effect Transistor (CNTFET) technology. This proposed full adder is based on a XOR logic function using 32 nm CNTFET technology. The MOSFET-like CNTFET is applied in this paper to use CMOS (Complementary Metal Oxide Semiconductor) logic gate. The better structure of CNTFET transistors can improve the performance of full adder based on CNTFET technology [1]. The proposed full adder is simulated in different frequencies, various supply voltages, temperatures and load capacitances to prove better performance in different conditions using the Synopsys HSPICE simulator software in comparison with previous full adders in CNTFET technology.

In this paper, we analyze the effects of temperature dependence of energy bandgap on [Formula: see text] characteristics in some carbon nanotube field effect transistors (CNTFETs) models proposed in literature in order to identify the one more suitable for computer aided design (CAD) applications. At first we consider a compact, semi-empirical model, already proposed by us, performing [Formula: see text] characteristic simulations at different temperatures. Our results are compared with those obtained with the Stanford-Source virtual carbon nanotube field-effect transistor model (VS-CNFET), obtaining [Formula: see text] characteristics comparable, but with lower CPU calculation time.

D-Latch has applications in Memory cells and Low power D-Latchs are important for low-power digital designs. In this paper, presents design of the low power & high speed D-Latch using carbon nanotube field effect transistor (CNTFET) that utilizes different threshold voltages for best performance. In this paper, proposed design of D-Latch is simulated with HSPICE models, cmos 32nm ptm and CNTFET 32nm which Presented by Stanford University. MOSFET and CNTFET designs are simulated in different voltage & 1MHz up to 1GHz frequency and their performances are compared. The simulation result shows that the proposed D-Latch design based on CNTFET achieved an improvement in the output parameters. Finally the results of power, Delay and power delay product show that this design based on CNTFET is more optimal than its MOSFET design.Keywords: Low power D-Latch; CNTFET; Carbon nanotubes Field effect transistors;power delay product (PDP)

The performance of a semiconducting carbon nanotube (CNT) is assessed and tabulated for parameters against those of a metal-oxide-semiconductor field-effect transistor (MOSFET). Both CNT and MOSFET models considered agree well with the trends in the available experimental data. The results obtained show that nanotubes can significantly reduce the drain-induced barrier lowering effect and subthreshold swing in silicon channel replacement while sustaining smaller channel area at higher current density. Performance metrics of both devices such as current drive strength, current on-off ratio (Ion/Ioff), energy-delay product, and power-delay product for logic gates, namely NAND and NOR, are presented. Design rules used for carbon nanotube field-effect transistors (CNTFETs) are compatible with the 45-nm MOSFET technology. The parasitics associated with interconnects are also incorporated in the model. Interconnects can affect the propagation delay in a CNTFET. Smaller length interconnects result in higher cutoff frequency.

Presenting a novel full adder cell will be increases all the arithmetic logic unit performance. In this paper, We present two new full adder cell designs using carbon nanotube field effect transistors (CNTFETs). In the first design we have 42 transistors and 5 pull-up resistance so that we have achieved an improvement in the output parameters. Simulations were carried out using HSPICE based on the CNTFET model with 0.9V VDD. The denouments results in that we have a considerable improvement in power, Delay and power delay product than the previous works. &nbsp

The SRAM which functions as the cache for system-on-chip is vital in the electronic industry. Carbon Nanotube Field Effect Transistor (CNFET) is used for high performance, high stability and low-power circuit designs as an alternative material to silicon in recent years. Therefore Design of SRAM Cell based on CNTFET is important for Low-power cache memory. In cells, the bit-lines are the most power consuming components because of larger power dissipation in driving long bit-line with large capacitance. The cache write consumes considerable large power due to full voltage swing on the bit-line. This Paper proposes a novel 7T SRAM cell based on CNTFET that only depends on one of bit lines for Write operation and reduce the write-power consumption. The read cycle also improved because of careful transistor sizing. HSPICE simulations of this circuit using Stanford CNFET model shows that 37.2% write power saving, read cycle improvement of 38.6%.&nbsp

International audience; Abstract—We present a computationally efficient physics-based compact model designed for the conventional CNTFET featuring a MOSFET-like operation. A large part of its novelty lies on the implementation of a new analytical model of the channel charge. In addition, Boltzmann Monte Carlo (MC) simulation is performed with the challenge to cross-link this simulation technique to the compact modeling formulation. The comparison of the electrical characteristics obtained from the MC simulation and from the compact modeling demonstrates the compact model accuracy within its range of validity. Then, from a study of the CNT diameter dispersion for three technological processes, the compact model allows us to determine the CNTFET threshold voltage distribution and to evaluate the resulting dispersion of the propagation delay from the simulation of a ring oscillator.

ISBN : 978-1-4244-1825; International audience; This paper deals with the analysis of characteristic dispersions of CMOS-like logic gates (NOT, NAND2, NOR2) based on carbon nanotube transistors. The analysis is based on available compact models and uses a specific tool. We have simulated and analyzed the impact of diameter variations on the static and dynamic characteristics of gates, especially logic switching threshold voltage and propagation time. An important conclusion is that small variations of nanotube diameters seriously impact these characteristics. We have established the relationships between the thresholds or propagation times and the nanotube diameters. Our work is a first step towards parametric fault modeling for logic circuits based on CNTFETs.

International audience; This paper deals with the analysis of static and dynamic behaviors of several logic gates (NOT, AND2, NAND2, OR2, NOR2) based on carbon nanotube transistors. By using available compact models analyzed these gates for four structures - Resistor-load NFET and PFET, CMOS-like, Domino and pass-transistor. From simulation, we can conclude that CMOS-like and domino implementations are the most suitable for high performance and pass-transistor implementation for low power applications

International audience; This paper examines aspects of design technology required to explore advanced logic-circuit design using carbon nanotube field-effect transistor (CNTFET) devices. An overview of current types of CNTFETs is given and highlights the salient characteristics of each. Compact modeling issues are addressed and new models are proposed implementing: 1) a physics-based calculation of energy conduction sub-band minima to allow a realistic analysis of the impact of CNT helicity and radius on the dc characteristics; 2) descriptions of ambipolar behavior in Schottky-barrier CNTFETs and ambivalence in double-gate CNTFETs (DG-CNTFETs). Using the available models, the influence of the parameters on the device characteristics were simulated and analyzed. The exploitation of properties specific to CNTFETs to build functions inaccessible to MOSFETs is also described, particularly with respect to the use of DG-CNTFETs in fine-grain reconfigurable logic.

International audience; This paper deals with the analysis of several logic gates (inverter, NAND, NOR) based on carbon nanotube transistors. By using available compact models we have simulated and analyzed the impact of diameter and contact resistance variations on the transfer characteristics. An interesting conclusion is that CMOS-like gates with non-homogeneous diameters may show better characteristics in comparison with homogeneous diameter ones. Our work represents a first step towards parametric faults modeling for logic circuits based on CNTFET.

On the basis of acquired knowledge, the paper present a DC compact model designed for the conventional CNTFET (C-CNTFET) featuring a doping profile similar to n-MOSFET. The specific enhancement lies on the implementation of a physical based calculation of the minima of energy conduction subbands. This improvement allows a realistic analysis of the impact of CNT helicity and radius on the DC characteristics. The purpose is to enable the circuit designers to challenge CNTFET potentialities for performing logical or analogical functionalities within complex circuits

Carbon nanotubes (CNTs) have exceptional physical properties that make them one of the most promising building blocks for future nanotechnologies. They may in particular play an important role in the development of innovative electronic devices in the fields of flexible electronics, ultra-high sensitivity sensors, high frequency electronics, opto-electronics, energy sources and nano-electromechanical systems (NEMS). Proofs of concept of several high performance devices already exist, usually at the single device level, but there remain many serious scientific issues to be solved before the viability of such routes can be evaluated. In particular, the main concern regards the controlled synthesis and positioning of nanotubes. In our opinion, truly innovative use of these nano-objects will come from: i) the combination of some of their complementary physical properties, such as combining their electrical and mechanical properties, ii) the combination of their properties with additional benefits coming from other molecules grafted on the nanotubes, and iii) the use of chemically- or bio-directed self-assembly processes to allow the efficient combination of several devices into functional arrays or circuits. In this article, we outline the main issues concerning the development of carbon nanotubes based electronics applications and review our recent results in the field.