79 results on '"Zheng, Zheyang"'
Search Results
2. Gallium nitride-based complementary logic integrated circuits
- Author
-
Zheng, Zheyang, Zhang, Li, Song, Wenjie, Feng, Sirui, Xu, Han, Sun, Jiahui, Yang, Song, Chen, Tao, Wei, Jin, and Chen, Kevin J.
- Published
- 2021
- Full Text
- View/download PDF
3. Interfacial band parameters of ultrathin ALD–Al2O3, ALD–HfO2, and PEALD–AlN/ALD–Al2O3 on c-plane, Ga-face GaN through XPS measurements.
- Author
-
Gong, Jiarui, Zheng, Zheyang, Vincent, Daniel, Zhou, Jie, Kim, Jisoo, Kim, Donghyeok, Ng, Tien Khee, Ooi, Boon S., Chen, Kevin J., and Ma, Zhenqiang
- Subjects
- *
QUANTUM tunneling , *HETEROJUNCTION bipolar transistors , *SURFACE passivation , *ATOMIC layer deposition , *X-ray photoelectron spectroscopy , *TRANSISTORS - Abstract
Ultrathin oxides (UOs) and ultrathin nitrides (UNs) play a crucial role in forming lattice-mismatched semiconductor heterostructures that are fabricated by using semiconducting grafting approach. The grafting approach has shown its great potential to realize GaN-based heterojunction bipolar transistors by fulfilling the missing high-performance p-type nitrides with other p-type semiconductors. A handful of UO and UN dielectrics readily available by atomic layer deposition (ALD) satisfy the requirements of double-sided surface passivation and quantum tunneling for semiconductor grafting. Due to the states existing between the UO or UN conduction band and that of the GaN, the ALD deposited UO or UN layer can generate significant effects on the surface band-bending of GaN. Understanding the band parameters of the interface between UO or UN and c-plane Ga-face GaN can guide the selection of interfacial dielectrics for grafted GaN-based devices. In this study, we performed x-ray photoelectron spectroscopy measurements to obtain the band-bending properties on c-plane, Ga-face GaN samples coated by different ALD cycles of ultrathin-HfO2 or ultrathin AlN. The valence band spectra of GaN coated with ultrathin-ALD–Al2O3, ALD–HfO2, or PEALD–AlN/ALD–Al2O3 were further analyzed to calculate the valence and conduction band offsets between the ALD dielectrics and the Ga-face GaN under different thicknesses and post-deposition annealing conditions of the dielectrics. [ABSTRACT FROM AUTHOR]
- Published
- 2022
- Full Text
- View/download PDF
4. p-GaN gate power HEMT heterostructure as a versatile platform for extremely wide-temperature-range (X-WTR) applications.
- Author
-
Ng, Yat Hon, Zheng, Zheyang, Zhang, Li, Liu, Ruizi, Chen, Tao, Feng, Sirui, Shao, Qiming, and Chen, Kevin J.
- Subjects
- *
MODULATION-doped field-effect transistors , *TWO-dimensional electron gas , *HETEROJUNCTIONS , *GALLIUM nitride - Abstract
In this work, we manifest that the epitaxial structure for p-GaN gate high-electron-mobility transistor is a versatile platform to develop electronics for operating in an extremely wide temperature range (X-WTR) from 2 to 675 K, with comprehensive X-WTR studies on device operation and circuit behaviors. The key enabler for the high-temperature operation is the wide bandgap that substantially suppresses the thermal excitation of the intrinsic carrier. However, for the low-temperature side, the two-dimensional electron and hole gas (2DEG and 2DHG) channels at the heterojunctions are formed by the temperature-insensitive polarization fields, which free the carriers from freezing out. The monolithically integrated GaN n-FET, p-FET, and the resultant complementary circuits are, therefore, shown to operate in X-WTR. [ABSTRACT FROM AUTHOR]
- Published
- 2024
- Full Text
- View/download PDF
5. Distribution and transport of holes in the p-GaN/AlGaN/GaN heterostructure.
- Author
-
Ng, Yat Hon, Zheng, Zheyang, Zhang, Li, Liu, Ruizi, Chen, Tao, Feng, Sirui, Shao, Qiming, and Chen, Kevin J.
- Subjects
- *
TWO-dimensional electron gas , *SILICON wafers , *POTENTIAL well , *IONIZATION energy , *QUANTUM Hall effect , *CARRIER density - Abstract
The p-GaN/AlGaN/GaN heterostructure, predominantly epitaxially grown on large-scale silicon wafers, has been widely used for producing consumer power switching devices and recently manifested favorable for developing GaN-based complementary devices and circuits. This work investigates the hole distribution and transport in this structure based on wide-temperature-range (20–600 K) Hall measurements and TCAD simulations. It is revealed that the p-channel thereof is composed of the bulk holes in the p-GaN and the two-dimensional hole gas (2DHG) at the p-GaN/AlGaN interface, and both substantially contribute to the lateral p-type conduction at room temperature. Their complementary temperature responses lead to conductivity enhancement at both high- and low-temperature regimes. The high-density (1.2 × 1013 cm−2) 2DHG is formed owing to the polarization-induced potential well and the ionization of the Mg acceptors that thermally diffused into the barrier during the epi-growth. Such ionized Mg acceptors would partially deplete the two-dimensional electron gas (2DEG) at the access region in the n-channel side where the p-GaN is removed and result in a trade-off between the carrier density of 2DHG and 2DEG. [ABSTRACT FROM AUTHOR]
- Published
- 2023
- Full Text
- View/download PDF
6. 2D materials as semiconducting gate for field-effect transistors with inherent over-voltage protection and boosted ON-current
- Author
-
Qian, Qingkai, Lei, Jiacheng, Wei, Jin, Zhang, Zhaofu, Tang, Gaofei, Zhong, Kailun, Zheng, Zheyang, and Chen, Kevin J.
- Published
- 2019
- Full Text
- View/download PDF
7. Lattice-aligned gallium oxynitride nanolayer for GaN surface enhancement and function extension
- Author
-
Chen, Junting, Zhao, Junlei, Feng, Sirui, Zhang, Li, Cheng, Yan, Liao, Hang, Zheng, Zheyang, Chen, Xiaolong, Gao, Zhen, Chen, Kevin J., and Hua, Mengyuan
- Subjects
Condensed Matter - Materials Science ,Materials Science (cond-mat.mtrl-sci) ,FOS: Physical sciences ,Applied Physics (physics.app-ph) ,Physics - Applied Physics - Abstract
Gallium nitride (GaN), as a promising alternative semiconductor to silicon, is of well-established use in photoelectronic and electronic technology. However, the vulnerable GaN surface has been a critical restriction that hinders the development of GaN-based devices, especially regarding device stability and reliability. Here, we overcome this challenge by converting the GaN surface into a gallium oxynitride (GaON) epitaxial nanolayer through an in-situ two-step "oxidation-reconfiguration" process. The oxygen plasma treatment overcomes the chemical inertness of the GaN surface, and the sequential thermal annealing manipulates the kinetic-thermodynamic reaction pathways to create a metastable GaON nanolayer with wurtzite lattice. This GaN-derived GaON nanolayer is a tailored structure for surface reinforcement and possesses several advantages, including wide bandgap, high thermodynamic stability, and large valence band offset with GaN substrate. These enhanced physical properties can be further leveraged to enable GaN-based applications in new scenarios, such as complementary logic integrated circuits, photoelectrochemical water splitting, and ultraviolet photoelectric conversion, making GaON a versatile functionality extender., 13 pages, 6 figures, submitted under review
- Published
- 2022
8. Formation and Applications in Electronic Devices of Lattice‐Aligned Gallium Oxynitride Nanolayer on Gallium Nitride.
- Author
-
Chen, Junting, Zhao, Junlei, Feng, Sirui, Zhang, Li, Cheng, Yan, Liao, Hang, Zheng, Zheyang, Chen, Xiaolong, Gao, Zhen, Chen, Kevin J., and Hua, Mengyuan
- Published
- 2023
- Full Text
- View/download PDF
9. Gate Leakage and Reliability of GaN -Channel FET With SiNₓ/GaON Staggered Gate Stack.
- Author
-
Zhang, Li, Zheng, Zheyang, Song, Wenjie, Chen, Tao, Feng, Sirui, Chen, Junting, Hua, Mengyuan, and Chen, Kevin J.
- Subjects
GALLIUM nitride ,LEAKAGE ,FIELD-effect transistors ,POTASSIUM channels ,PLASMA temperature ,LOGIC circuits - Abstract
${p}$ -channel GaN field-effect transistors (FETs) with a SiNx/GaON gate stack have been demonstrated with enhanced stability within a wide range of voltage bias and temperature. In this letter, the gate leakage characteristics and reliability of this unconventional staggered gate stack are investigated. At relatively low gate voltages, the gate current is suppressed owing to the buried-channel structure and the presence of GaON that presents an effective hole barrier. With more negative gate biases, the gate leakage was found to be dominated by the transport of holes that spillover from the ${p}$ -channel through the SiNx via Poole-Frenkel emission. Based on this gate leakage mechanism at large gate bias, $\sqrt {{\mathrm {E}}} $ model was used for gate lifetime prediction. The maximum applicable ON-state gate voltage of −7.3 V is obtained for a 10-year lifetime with a 1% gate failure rate. [ABSTRACT FROM AUTHOR]
- Published
- 2022
- Full Text
- View/download PDF
10. Normally-OFF p-GaN Gate Double-Channel HEMT With Suppressed Hot-Electron-Induced Dynamic ON-Resistance Degradation.
- Author
-
Liao, Hang, Zheng, Zheyang, Chen, Tao, Zhang, Li, Cheng, Yan, Feng, Sirui, Ng, Yat Hon, Chen, Long, Yuan, Li, and Chen, Kevin J.
- Subjects
MODULATION-doped field-effect transistors ,HOT carriers ,ELECTRON kinetic energy ,ELECTRON scattering - Abstract
Hot electrons with high kinetic energy could be generated in the channel of GaN high-electron-mobility transistors (HEMTs) during hard switching operation. Those “lucky” hot electrons scattered to the vulnerable interface between the passivation and barrier layers could bombard the interface region and create new defects that would lead to degradation of the dynamic on-resistance (${R}_{ON}$) after long-term operations. In this work, we propose a solution to the hot-electron induced device degradation through channel engineering, i.e., deploying a double-channel structure in place of the conventional single-channel structure in ${p}$ -GaN gate HEMTs. It is revealed that hot electrons are mostly generated in the lower channel and thus the additional scattering interface can effectively deter the hot electrons from reaching the vulnerable surface. Dynamic ${R}_{ON}$ degradation induced by long-term stresses at “semi-on” states is shown to be substantially suppressed in the ${p}$ -GaN gate HEMT with the double-channel structure. [ABSTRACT FROM AUTHOR]
- Published
- 2022
- Full Text
- View/download PDF
11. Gate Reliability of Schottky-Type p -GaN Gate HEMTs Under AC Positive Gate Bias Stress With a Switching Drain Bias.
- Author
-
Cheng, Yan, He, Jiabei, Xu, Han, Zhong, Kailun, Zheng, Zheyang, Sun, Jiahui, and Chen, Kevin J.
- Subjects
MODULATION-doped field-effect transistors ,ENERGY bands ,LOW voltage systems ,LOGIC circuits ,PRIVATE communities ,ELECTRONS - Abstract
With a switching drain bias, the gate reliability of Schottky-type ${p}$ -GaN gate high-electron-mobility transistors (HEMTs) under AC positive gate bias stress has been systematically investigated. The mean-time-to-failure (MTTF) under such application-relevant stress is found to be prolonged compared to that extracted from static and AC gate bias stress tests with the absence of a switching drain bias and exhibits positive coefficients with frequency and OFF-state drain bias (${V} _{\text {DSQ}}$). Such results can be explained by the drain-induced hole insufficiency in the gate stack at large ${V} _{\text {DSQ}}$ , a physical mechanism that results in elevated energy band at ON-state when ${V} _{\text {DSQ}}$ is just switched to low voltage. This non-equilibrium transient status could suppress injection of electrons from the 2DEG channel to the ${p}$ -GaN gate, which in turn substantially weakens the hot-electron’s generation in the depleted ${p}$ -GaN layer and the subsequent bombardment to the gate-metal/ ${p}$ -GaN interface, and thus prolongs the gate lifetime. [ABSTRACT FROM AUTHOR]
- Published
- 2022
- Full Text
- View/download PDF
12. GaN on Engineered Bulk Si (GaN-on-EBUS) Substrate for Monolithic Integration of High-/Low-Side Switches in Bridge Circuits.
- Author
-
Lyu, Gang, Wei, Jin, Song, Wenjie, Zheng, Zheyang, Zhang, Li, Zhang, Jie, Feng, Sirui, and Chen, Kevin J.
- Subjects
BRIDGE circuits ,SWITCHING circuits ,GALLIUM nitride ,MODULATION-doped field-effect transistors ,ION implantation ,MOLECULAR beam epitaxy ,LOGIC circuits ,EPITAXY - Abstract
A cost-effective engineered bulk silicon (EBUS) substrate technology is presented, featuring p-n junction implemented on bulk Si substrates using mainstream ion implantation and thermal annealing processes. Standard p-GaN/AlGaN/GaN heterostructures are successfully grown on the EBUS substrate and used to fabricate 200-V enhancement-mode p-GaN gate HEMTs. By creating deep trenches in the EBUS substrate to isolate the local P+ silicon regions underneath the high-side (HS) and low-side (LS) power switches, adverse effects (e.g., back-gating and dynamic ON-resistance degradation) in the use of conventional bulk Si substrate are all eliminated. The mechanism of crosstalk suppression in the GaN-on-EBUS platform is revealed in comparison with conventional GaN-on-Si platform and verified by a series of designed tests. [ABSTRACT FROM AUTHOR]
- Published
- 2022
- Full Text
- View/download PDF
13. Monolithic Integration of Gate Driver and Protection Modules With P -GaN Gate Power HEMTs.
- Author
-
Xu, Han, Tang, Gaofei, Wei, Jin, Zheng, Zheyang, and Chen, Kevin J.
- Subjects
THRESHOLD voltage ,INTEGRATING circuits ,TRAFFIC safety ,REACTION time ,GALLIUM nitride ,LOGIC circuits - Abstract
The high-speed superiority of GaN power devices with silicon-based peripheral circuits is not yet fully leveraged, mainly due to the parasitic inductance of interconnections. In this article, we demonstrate a GaN-based gate driver with an overcurrent (OC) protection circuit and an undervoltage lockout (UVLO) circuit on a p-GaN gate power HEMT platform. The gate driver features a rail-to-rail output voltage, suppressed gate ringing, and tunable driving speed, all of which are highly desired in high-efficiency and high-speed GaN power systems. To offer timely but reliable protections, the OC protection and UVLO circuit are designed with reference to the switching speed and the threshold voltage of GaN power devices. The OC protection is implemented with a separated sensing branch and blanking time controller, and the response time to an OC event is reduced to 10 ns after the blanking time. The UVLO circuit has a fixed hysteresis of 0.5 V, and its threshold voltage is especially tailored for the GaN integrated circuits. [ABSTRACT FROM AUTHOR]
- Published
- 2022
- Full Text
- View/download PDF
14. Short-Circuit Failure Mechanisms of 650-V GaN/SiC Cascode Devices in Comparison With SiC MOSFETs.
- Author
-
Sun, Jiahui, Zhong, Kailun, Zheng, Zheyang, Lyu, Gang, and Chen, Kevin J.
- Subjects
METAL oxide semiconductor field-effect transistors ,FIELD-effect transistors ,JUNCTION transistors ,MODULATION-doped field-effect transistors ,GALLIUM nitride ,FAILURE mode & effects analysis - Abstract
Although the gallium nitride (GaN) high-electron-mobility transistor/silicon carbide (SiC) junction field-effect transistor (JFET) cascode device exhibits certain performance advantages over the SiC metal–oxide–semiconductor field-effect transistor (MOSFET), its robustness in harsh operating conditions is unknown. In this work, the short-circuit (SC) robustness of 650-V GaN/SiC cascode devices is characterized, analyzed, and compared with that of several mainstream SiC MOSFETs. GaN/SiC cascode devices exhibit competitive SC capability. Different failure modes are observed: thermal runaway in the SiC JFET of the cascode device and gate-to-source breakdown in the SiC MOSFET. The difference is associated with the configuration of the dielectric above SiC in the JFET and the source pad layout. According to the waveforms in SC events, failure spots, and thermal simulation results, a thermal runaway in the SiC JFET is attributed to the positive feedback between the drain leakage current and the junction temperature in the local area (hotspot) without the source pad on the top. The SC withstand time of the cascode device can be extended by reduction of the active area without the source pad. [ABSTRACT FROM AUTHOR]
- Published
- 2022
- Full Text
- View/download PDF
15. Strain Release in GaN Epitaxy on 4° Off‐Axis 4H‐SiC.
- Author
-
Feng, Sirui, Zheng, Zheyang, Cheng, Yan, Ng, Yat Hon, Song, Wenjie, Chen, Tao, Zhang, Li, Liu, Kai, Cheng, Kai, and Chen, Kevin J.
- Published
- 2022
- Full Text
- View/download PDF
16. GaN Non-Volatile Memory Based on Junction Barrier-Controlled Bipolar Charge Trapping.
- Author
-
Chen, Tao, Zheng, Zheyang, Feng, Sirui, Zhang, Li, Song, Wenjie, and Chen, Kevin J.
- Subjects
GALLIUM nitride ,WIDE gap semiconductors ,CHARGE injection ,ALUMINUM gallium nitride ,SALINE injections ,NONVOLATILE memory - Abstract
A tunnel-oxide-free GaN-based non-volatile memory (NVM) device is proposed to untangle the trilemma among speed, retention, and endurance in the implementation of conventional NVM. The program and erase (P/E) are based on bipolar charge injection controlled by individual junction barriers, whereas the data retention relies on bipolar charge trapping in an interfacial charge storage layer. The wide bandgap energy of GaN allows the formation of deep-level traps at a dielectric/GaN interface and high junction barriers in GaN, both of which benefit long-term retention. As such, the GaN-based NVM device could get rid of the tunnel oxide, thereby enabling faster P/E processes and facilitating to decouple the enhancement of endurance from that of speed and retention. The proposed device demonstrates a P/E time of 100 ns, endurance over 106 cycles, and long retention time. [ABSTRACT FROM AUTHOR]
- Published
- 2022
- Full Text
- View/download PDF
17. Unveiling the parasitic electron channel under the gate of enhancement-mode p-channel GaN field-effect transistors on the p-GaN/AlGaN/GaN platform.
- Author
-
Zheng, Zheyang, Chen, Tao, Zhang, Li, Song, Wenjie, and Chen, Kevin J.
- Subjects
- *
MODULATION-doped field-effect transistors , *FIELD-effect transistors , *GALLIUM nitride , *TWO-dimensional electron gas , *THERMAL equilibrium , *LOGIC circuits - Abstract
Enhancement-mode (E-mode) p-channel gallium nitride (GaN) field-effect transistors (p-FETs) are essential components for GaN-based complementary logic circuits. For the ease of integration with n-FETs, they could be fabricated on the commercial p-GaN gate high-electron-mobility-transistor (HEMT) platform, on which the two-dimensional electron gas at the AlGaN/GaN hetero-interface is completely depleted in as-grown epi-structures. However, under the gated region where p-GaN is recessed and depleted at thermal equilibrium, a parasitic electron channel (PEC) could appear at the AlGaN/GaN interface. This Letter reports experimental investigations on the PEC with specifically designed structures, confirming that the PEC does exist but imposes limited impacts on electrical characteristics of p-FETs. When connected with an external contact, the PEC could act as a back gate to modulate the overlaying p-channel. If isolated from external contacts, which is the case of p-FETs under normal operations, electrons in the PEC would redistribute under the active region of p-FETs in the horizontal direction (i.e., parallel to the surface) under different biases but are mostly confined near the AlGaN/GaN interface in the vertical direction (i.e., perpendicular to the surface). [ABSTRACT FROM AUTHOR]
- Published
- 2022
- Full Text
- View/download PDF
18. GaN HEMTs on low resistivity Si substrates with thick buffer layers for RF signal amplification and power conversion.
- Author
-
Song, Wenjie, Zhang, Jie, Zheng, Zheyang, Feng, Sirui, Yang, Xuelin, Shen, Bo, and Chen, Kevin J.
- Subjects
RADIO frequency ,BUFFER layers ,GALLIUM nitride ,MODULATION-doped field-effect transistors ,BREAKDOWN voltage ,LATTICE constants ,DISLOCATION density - Abstract
We report GaN high-electron-mobility transistors (HEMTs) with a thick (7.7 µm) GaN buffer on a Czochralski low resistivity Si (LRS) substrate. The GaN HEMTs exhibit high performance for both radio-frequency (RF) amplification and power conversion. The thick GaN buffer was grown by means of vacancy engineering, delivering a low dislocation density of ∼1.6 × 10
8 cm−2 , contributing to suppressed RF signal coupling to the lossy Si substrate and a high vertical voltage blocking capability. For RF performance, GaN HEMTs with a 650 nm gate exhibit an fT /fMAX value of 25.1/32.3 GHz and a maximum output power POUT of 2.2 W/mm at 4 GHz with a drain voltage VDS of 20 V, which is comparable with the performance of RF GaN HEMTs on a high-resistivity silicon substrate without the existence of the field plate. For power performance, the vertical breakdown voltage of the wafer is 1160 V, and the three-terminal lateral breakdown voltage is 885 V in a GaN HEMT with a gate-to-drain distance of 8 µm. The thick GaN layer on the LRS substrate scheme thus provides a compelling platform for monolithic integration of high-performance RF devices and high-voltage power devices. [ABSTRACT FROM AUTHOR]- Published
- 2022
- Full Text
- View/download PDF
19. ON-Resistance Analysis of GaN Reverse-Conducting HEMT With Distributive Built-In SBD.
- Author
-
Wei, Jin, Zhang, Li, Zheng, Zheyang, Song, Wenjie, Yang, Song, and Chen, Kevin J.
- Subjects
SCHOTTKY barrier diodes ,GALLIUM nitride ,POWER transistors - Abstract
Recently, a GaN reverse-conducting high-electron-mobility transistor (RC-HEMT) has been demonstrated. The RC-HEMT features built-in distributive Schottky contacts, which provide a low-loss freewheeling path. The RC-HEMT offers the same functionality as an HEMT/Schottky barrier diode (SBD) pair, but consumes much less chip area, thus its ${R}_{ \mathrm{\scriptscriptstyle ON}}$ (ON-resistance $\times $ total device width) is significantly reduced. Theoretically, ${R}_{ \mathrm{\scriptscriptstyle ON}}$ of the RC-HEMT can approach that of an HEMT. In practice, due to certain geometry limitations, ${R}_{ \mathrm{\scriptscriptstyle ON}}$ of an RC-HEMT lies between an HEMT/SBD pair and a single HEMT. This work investigates the factors that influence ${R}_{ \mathrm{\scriptscriptstyle ON}}$ of the RC-HEMT using both experimental measurements and numerical simulations. It is found that ${R}_{ \mathrm{\scriptscriptstyle ON}}$ of the RC-HEMT is strongly affected by the geometry of the source and channel regions, where HEMT sections and SBD sections are interdigitally distributed. With coarse patterning of these regions, ${R}_{ \mathrm{\scriptscriptstyle ON}}$ of the RC-HEMT is close to the HEMT/SBD pair. Through proper geometry scaling, ${R}_{ \mathrm{\scriptscriptstyle ON}}$ of RC-HEMT is reduced and approaches that of HEMT. [ABSTRACT FROM AUTHOR]
- Published
- 2022
- Full Text
- View/download PDF
20. Impact of Drain Leakage Current on Short Circuit Behavior of GaN/SiC Cascode Devices.
- Author
-
Sun, Jiahui, Zheng, Zheyang, Zhong, Kailun, Lyu, Gang, and Chen, Kevin J.
- Subjects
- *
STRAY currents , *SHORT circuits , *GALLIUM nitride , *FAILURE analysis , *MODULATION-doped field-effect transistors , *THRESHOLD voltage , *SUPERCONTINUUM generation - Abstract
The short circuit (SC) behavior of a newly developed GaN-HEMT/SiC-JFET cascode device is investigated in this work. The reverse leakage current through the drain-side PN junction (IR) of the SiC JFET under SC conditions is measured simultaneously during the SC event. IR of the SiC JFET increases to 6.4 A at the end of a 5-μs nondestructive SC pulse. The increase of IR during the SC pulse induces a turning point in the SC current waveform and a dramatic negative threshold voltage shift (>30 V) in the SiC JEFT, resulting in high transient drain-to-source voltage in the GaN HEMT. The underlying mechanism is associated with the increase of local potential in the P-type layer of the SiC JFET with inevitable spread resistance (RSPD). It is suggested that reducing RSPD can improve SC capability and high IR should be considered in SC failure mechanism analysis and the design of external gate resistance of the SiC JFET. [ABSTRACT FROM AUTHOR]
- Published
- 2021
- Full Text
- View/download PDF
21. Threshold Voltage Instability of Enhancement-Mode GaN Buried p -Channel MOSFETs.
- Author
-
Zheng, Zheyang, Zhang, Li, Song, Wenjie, Chen, Tao, Feng, Sirui, Ng, Yat Hon, Sun, Jiahui, Xu, Han, Yang, Song, Wei, Jin, and Chen, Kevin J.
- Subjects
GALLIUM nitride ,THRESHOLD voltage ,METAL oxide semiconductor field-effect transistors ,FIELD-effect transistors ,LOGIC circuits ,METAL oxide semiconductor field-effect transistor circuits - Abstract
GaN ${p}$ -channel field-effect transistors (${p}$ -FETs) are essential components for implementing the energy-efficient complementary logic circuitry for monolithic GaN power integration. This letter reports the threshold voltage (${V}_{\mathrm {TH}}$) instability of ${p}$ -channel GaN MOSFETs with Al2O3 as the gate dielectric. When the gate-to-source bias sweeps toward the negative direction, the ${V}_{\mathrm {TH}}$ exhibits a shift toward more negative values. The impacts of such ${V}_{\mathrm {TH}}$ instability on GaN complementary logic circuits are characterized using logic inverters and ring oscillators. It is shown that impacts on circuit functions are limited with an operating voltage swing below 5 V. However, the propagation delay could be gradually prolonged, as a result of the drifting ${V}_{\mathrm {TH}}$. [ABSTRACT FROM AUTHOR]
- Published
- 2021
- Full Text
- View/download PDF
22. Short Circuit Capability Characterization and Analysis of p-GaN Gate High-Electron-Mobility Transistors Under Single and Repetitive Tests.
- Author
-
Sun, Jiahui, Wei, Jin, Zheng, Zheyang, and Chen, Kevin J.
- Subjects
SHORT circuits ,THERMAL fatigue ,FATIGUE cracks ,FAILURE analysis ,BUFFER layers ,MODULATION-doped field-effect transistors - Abstract
Short circuit (SC) capability of 650-V Schottky-type p-GaN gate high-electron-mobility transistors (HEMTs) under single and repetitive tests is characterized in this article. The investigated devices exhibit strong capability under a single SC test, but weak capability under repetitive SC tests with a bus voltage of 400 V and a gate drive voltage of 6 V. The failure mechanism under repetitive SC tests is revealed through electrothermal simulation and microscale failure spot analysis. Thermal fatigue cracks are formed due to the high temperature spike and local temperature fluctuations in the narrow GaN channel and buffer layers, leading to weak repetitive SC capability. The unique heat confinement effect in the GaN layer plays an important role in the formation of high temperature spike and fatigue cracks. The withstand time in a single SC test is several hundred microseconds due to fast drain current drop that results from high temperature and, to a lesser degree, the dynamic threshold voltage shift during the SC transient. The device failure in a single-event SC test is related to heat diffusion to a wider region. Some guidelines are proposed for handling and improving the repetitive SC capability. [ABSTRACT FROM AUTHOR]
- Published
- 2021
- Full Text
- View/download PDF
23. Characterization of GaON as a surface reinforcement layer of p-GaN in Schottky-type p-GaN gate HEMTs.
- Author
-
Zhang, Li, Zheng, Zheyang, Yang, Song, Song, Wenjie, Feng, Sirui, and Chen, Kevin J.
- Subjects
- *
SURFACE analysis , *MODULATION-doped field-effect transistors , *HOT carriers , *SURFACE reconstruction , *OXYGEN plasmas , *SCHOTTKY barrier , *ANNEALING of metals - Abstract
The surface of the p-GaN layer in Schottky-type p-GaN gate high-electron-mobility transistors (HEMTs) can be reinforced with enhanced immunity to hot electron bombardment by reconstructing the surface region of p-GaN into GaON. The surface region of p-GaN is treated by remote oxygen plasma and subsequently annealed at 800 °C, thereby becoming a thin crystalline gallium oxynitride (GaON) layer that will be in direct contact with the Schottky metal. The GaON exhibits a lower valence band maximum energy than that of the p-GaN, which leads to a higher Schottky barrier at the metal/GaON interface to holes and, thus, greatly suppresses the forward gate leakage. More importantly, with higher thermodynamic stability and a larger bandgap of ∼4.1 eV, the GaON reinforces the susceptible metal/p-GaN interface against the hot electrons and, thus, substantially enhances the long-term gate reliability of p-GaN gate HEMTs under forward bias stress. The high-temperature thermal process is indispensable for the surface reconstruction, without which the plasma oxidation only reduces the gate leakage but fails to prolong the time-dependent gate breakdown lifetime. [ABSTRACT FROM AUTHOR]
- Published
- 2021
- Full Text
- View/download PDF
24. RF Linearity Enhancement of GaN-on-Si HEMTs With a Closely Coupled Double-Channel Structure.
- Author
-
Song, Wenjie, Zheng, Zheyang, Chen, Tao, Wei, Jin, Yuan, Li, and Chen, Kevin J.
- Subjects
GALLIUM nitride ,CARRIER density ,ELECTRON transport ,MODULATION-doped field-effect transistors ,INTERMODULATION ,RADIO frequency - Abstract
A closely coupled double-channel (DC) structure realized on an 8-inch GaN-on-Si wafer is utilized to fabricate GaN high-electron-mobility-transistors (HEMTs) with enhanced RF linearity. The strong channel-to-channel coupling from this DC structure enables efficient transport of electrons between the two parallel channels to accommodate balanced carrier concentration and current density between the two channels. Consequently, the nonlinearity of source resistance under high current operations and the external bias dependence of cut-off frequencies could be substantially mitigated, leading to device linearity enhancement. Meanwhile, the DC structure enables simple top gate control that favors a high-yield planar process. Two-tone measurements at 4 GHz show that the DC GaN HEMT delivers an output 3rd-order intermodulation point (OIP3) that is improved by 5.2 dB over a single-channel GaN HEMT. [ABSTRACT FROM AUTHOR]
- Published
- 2021
- Full Text
- View/download PDF
25. Decoupling of Forward and Reverse Turn-on Threshold Voltages in Schottky-Type p-GaN Gate HEMTs.
- Author
-
Chen, Junting, Hua, Mengyuan, Wang, Chengcai, Liu, Ling, Li, Lingling, Wei, Jin, Zhang, Li, Zheng, Zheyang, and Chen, Kevin J.
- Subjects
MODULATION-doped field-effect transistors ,THRESHOLD voltage ,WIDE gap semiconductors ,HIGH voltages ,ALUMINUM gallium nitride - Abstract
In a ${p}$ -channel field-effect-transistor (${p}$ -FET) bridge HEMT device recently realized on a commercial ${p}$ -GaN/AlGaN/GaN-on-Si power HEMT epi-wafer, it is revealed that the device’s reverse-conduction turn-on voltage (${V}_{\text {RT}}$) can be effectively decoupled from the forward threshold voltage (${V}_{\text {TH}}$) of Schottky-type ${p}$ -GaN gate HEMTs. Unlike the conventional Schottky-type ${p}$ -GaN gate HEMTs, of which ${V}_{\text {RT}}$ is closely linked to ${V}_{\text {TH}}$ , the ${p}$ -FET-bridge HEMT enables separate designs of ${V}_{\text {RT}}$ and $V_{\text {TH}}$ so that low-loss reverse conduction and high threshold voltage can be simultaneously realized. In addition, ${V}_{\text {RT}}$ can be further reduced by engineering the AlGaN barrier layer, which will also benefit a lower channel sheet resistance without lowering ${V}_{\text {TH}}$. [ABSTRACT FROM AUTHOR]
- Published
- 2021
- Full Text
- View/download PDF
26. Incorporating the Dynamic Threshold Voltage Into the SPICE Model of Schottky-Type p-GaN Gate Power HEMTs.
- Author
-
Xu, Han, Wei, Jin, Xie, Ruiliang, Zheng, Zheyang, He, Jiabei, and Chen, Kevin J.
- Subjects
THRESHOLD voltage ,MODULATION-doped field-effect transistors ,POWER transistors ,POWER electronics ,HIGH voltages - Abstract
The threshold voltage (VTH) of an enhancement-mode Schottky-type p-GaN gate high-electron-mobility transistor (HEMT) is found to have a special dependence on the drain bias. The device commonly requires higher gate voltage to switch on the transistor from a high-drain-voltage off-state than what is expected from the static device characteristics. The reason behind the dynamic VTH has been proved to be the floating p-GaN layer, where charges could be stored and further influence VTH under different drain bias. In this article, a SPICE-compatible equivalent circuit model is presented according to the structure of Schottky-type p-GaN gate HEMTs. It features a floating node to imitate the charge storage process within the gate stack. Compared to conventional models, the proposed model could accurately predict the dynamic VTH characteristics and switching behaviors of power electronics circuits, where Schottky-type p-GaN gate HEMTs are deployed as power transistors. The phenomena related to the dynamic VTH, including the disappearance of Miller plateau, the overestimated false-turn-on problem, and the higher reverse conduction loss are evaluated with a half-bridge circuit and the merits of the proposed model are verified. [ABSTRACT FROM AUTHOR]
- Published
- 2021
- Full Text
- View/download PDF
27. Gate Current Transport in Enhancement-Mode p-n Junction/AlGaN/GaN (PNJ) HEMT.
- Author
-
Hua, Mengyuan, Wang, Chengcai, Chen, Junting, Zhao, Junlei, Yang, Song, Zhang, Li, Zheng, Zheyang, Wei, Jin, and Chen, Kevin J.
- Subjects
MODULATION-doped field-effect transistors ,GALLIUM nitride - Abstract
In this work, we study the gate leakage mechanisms of E-mode p-n junction/AlGaN/GaN (PNJ) high electron mobility transistors (HEMTs), which have been shown to deliver low gate leakage and wide safe operating gate-bias range. The intrinsic gate leakage through the PNJ-gate was found to be limited by the transport of holes through the p-GaN layer, which occurs via Poole-Frenkel emission and phonon-assisted tunneling in low and high gate bias region, respectively. In addition, lateral leakage current and the role of variable hopping process (VRH) are also discussed. Gate leakage current models based on the revealed mechanisms can quantitatively reproduce the gate-leakage behavior in the entire relevant range of gate biases and temperatures. [ABSTRACT FROM AUTHOR]
- Published
- 2021
- Full Text
- View/download PDF
28. Observation and characterization of impact ionization-induced OFF-state breakdown in Schottky-type p-GaN gate HEMTs.
- Author
-
Cheng, Yan, Wang, Yuru, Feng, Sirui, Zheng, Zheyang, Chen, Tao, Lyu, Gang, Ng, Yat Hon, and Chen, Kevin J.
- Subjects
TWO-dimensional electron gas ,IMPACT ionization ,MODULATION-doped field-effect transistors ,HOT carriers ,BUFFER layers ,THRESHOLD voltage - Abstract
In this work, the impact ionization-induced OFF-state breakdown is revealed and systematically investigated in 100 V Schottky-type p-GaN gate high-electron-mobility transistors. Impact ionization is found to occur in the peak electric-field region at the source-terminated field-plate edge and is initiated by electrons injected from the source-side two-dimensional electron gas channel through the buffer layer. Hot electrons generated from impact ionization, when being captured by surface traps, could lead to redistribution and peak value reduction of electric-field. Consequently, the sudden rise in the OFF-state leakage current by impact ionization could be self-clamped temporally to avoid catastrophic rupture of the device. The impact ionization is further verified by the increase in dynamic OFF-state leakage current and a negative shift in threshold voltage, both of which result from positively charged holes (generated from impact ionization) drifting toward the gated channel. [ABSTRACT FROM AUTHOR]
- Published
- 2021
- Full Text
- View/download PDF
29. Characterization of Dynamic Threshold Voltage in Schottky-Type p-GaN Gate HEMT Under High-Frequency Switching.
- Author
-
Zhong, Kailun, Xu, Han, Zheng, Zheyang, Chen, Junting, and Chen, Kevin J.
- Subjects
CLAMPING circuits ,THRESHOLD voltage ,GALLIUM nitride ,VOLTAGE ,LOGIC circuits - Abstract
The dynamics of the intrinsic threshold voltage (V
TH ) shift in 650-V Schottky-type p-GaN gate HEMT under high-frequency switching is investigated by a bootstrap voltage clamping circuit in which the GaN HEMT serves as the key bootstrapping device. This new testing setup covers a wide range of OFF-state drain bias (VDSQ ) up to 400V, a short OFF-to-ON (or stress-to-sense) delay (Tdelay ) of 60ns, and a high switching frequency (ƒsw ) up to 2MHz. The dynamic VTH ’s dependences on VDSQ and ƒsw are characterized by this testing setup. A higher VDSQ (up to 400V) results in a larger dynamic VTH shift (Δ VTH ). The Δ VTH exhibits a gradually increasing trend under the continuous high-frequency switching mode. In addition, after continuous switching operation for 200 μs, the maximum Δ VTH shows no ƒsw dependence with a wide range of frequency from 50kHz to 2MHz. [ABSTRACT FROM AUTHOR]- Published
- 2021
- Full Text
- View/download PDF
30. GaN MIS-HEMTs With Surface Reinforcement for Suppressed Hot-Electron-Induced Degradation.
- Author
-
Yang, Song, Zheng, Zheyang, Zhang, Li, Song, Wenjie, and Chen, Kevin J.
- Subjects
GALLIUM nitride ,HIGH temperature plasmas ,METAL oxide semiconductor field-effect transistors ,METAL semiconductor field-effect transistors ,SURFACE reconstruction ,ELECTROLUMINESCENCE ,THERMAL stability - Abstract
We report a processing technique to form a surface reinforcement layer (SRL) in GaN metal-insulator-semiconductor high-electron mobility transistors (MIS-HEMTs) with the aim to suppress device dynamic on-resistance (RON) degradation caused by long-term hot-electron stress. The SRL is a crystalline (Al)GaON layer formed by reconstruction of the heterojunction surface through plasma oxidation and high temperature annealing. MIS-HEMTs with SRL exhibit substantially suppressed dynamic RON degradation than the conventional devices without SRL, after long-term hot-electron stress. The (Al)GaON SRL exhibits substantially enhanced thermal stability and strong immunity to energetic carriers. The SRL-enabled suppression of hot-electron-induced degradation is further verified by the electroluminescence characterizations. [ABSTRACT FROM AUTHOR]
- Published
- 2021
- Full Text
- View/download PDF
31. Dv/Dt-Control of 1200-V Normally-off SiC-JFET/GaN-HEMT Cascode Device.
- Author
-
Lyu, Gang, Wang, Yuru, Wei, Jin, Zheng, Zheyang, and Chen, Kevin J.
- Subjects
FIELD-effect transistors ,MODULATION-doped field-effect transistors ,POWER electronics ,ELECTROMAGNETIC interference ,INTERFERENCE suppression ,METAL oxide semiconductor field-effect transistors - Abstract
A normally-off SiC-JFET/GaN-HEMT cascode device is recently proposed, featuring a cascode configuration that incorporates a high-voltage (i.e., 1200 V) SiC junction field effect transistor (JFET) and a low-voltage GaN high electron mobility transistor (HEMT). This cascode device exhibits superior thermal stability and switching performance compared to the SiC MOSFETs, but also inevitably presents challenge in dv/dt-control as the input gate does not directly control the high-voltage JFET. Since dv/dt-control is of great importance to the management and suppression of electromagnetic interference in power electronics systems, methods of controlling the dv/dt rates of SiC/GaN cascode devices need to be developed. In this article, we conduct systematic investigation on different dv/dt control schemes with theoretical analysis and experimental evaluation. A dv/dt-control method based on diode-clamped external JFET gate resistor is proposed and evaluated by comparing it with other more conventional methods. The proposed dv/dt-control method is verified to provide a balanced dv/dt-control on the device turn-on and turn-off. [ABSTRACT FROM AUTHOR]
- Published
- 2021
- Full Text
- View/download PDF
32. Monolithically Integrated GaN Ring Oscillator Based on High-Performance Complementary Logic Inverters.
- Author
-
Zheng, Zheyang, Song, Wenjie, Zhang, Li, Yang, Song, Wei, Jin, and Chen, Kevin J.
- Subjects
MODULATION-doped field-effect transistors ,GALLIUM nitride ,FIELD-effect transistors ,THRESHOLD voltage ,DIGITAL electronics ,LOGIC - Abstract
A gallium nitride (GaN) ring oscillator based on high-performance one-chip complementary logic (CL) inverters is demonstrated on a conventional ${p}$ -GaN gate power HEMT (high-electron-mobility transistor) platform. It manifests the feasibility of the multiple-stage monolithic integration of GaN CL gates, the most energy-efficient digital circuit configuration, and consequently the potential of deploying CL circuits in the all-GaN power integration as peripheral circuits with higher energy efficiency. Thanks to the successful monolithic integration of enhancement-mode ${p}$ -channel and ${n}$ -channel field-effect transistors, the integrated CL inverters in this work present remarkable performances, including stringent rail-to-rail operations, substantially suppressed static power dissipation at both logic ‘low’ and ‘high’ states, suitable transition threshold voltages of ~2.0 V (40% of the common 5-V supply) and wide noise margins above 1.8 V (36% of 5 V). [ABSTRACT FROM AUTHOR]
- Published
- 2021
- Full Text
- View/download PDF
33. p-GaN Gate HEMT With Surface Reinforcement for Enhanced Gate Reliability.
- Author
-
Zhang, Li, Zheng, Zheyang, Yang, Song, Song, Wenjie, He, Jiabei, and Chen, Kevin J.
- Subjects
MODULATION-doped field-effect transistors ,ANNEALING of metals ,BREAKDOWN voltage ,HOT carriers ,THRESHOLD voltage ,SURFACE reconstruction ,RETURNS on sales - Abstract
By deploying a surface reinforcement layer (SRL) at the interface between Schottky metal and ${p}$ -GaN in the gate stack, a ${p}$ -GaN gate high-electron-mobility transistor (HEMT) with enhanced gate reliability is demonstrated. Prior to the gate metal deposition, the SRL is formed by an oxygen-plasma treatment and a subsequent high-temperature annealing process (at 800 °C) that enables surface reconstruction. Such a process converts several nanometers of ${p}$ -GaN near the surface into a crystalline GaON layer, which exhibits stronger immunity to hot electron bombardment. With nearly identical threshold voltage and ON -resistance, the ${p}$ -GaN gate HEMT with SRL yields two orders of magnitude reduction in gate leakage current at ON -state and an increase from 10.5 V to 12.7 V in forward gate breakdown voltage. Time-dependent gate breakdown measurement reveals an increase from 5.9 V to 7.8 V in the maximum ON -state gate drive voltage for a 10-year lifetime with a 1 % gate failure rate, which effectively expands the operating voltage margin of the ${p}$ -GaN gate power HEMT. [ABSTRACT FROM AUTHOR]
- Published
- 2021
- Full Text
- View/download PDF
34. Characterization of Static and Dynamic Behavior of 1200 V Normally off GaN/SiC Cascode Devices.
- Author
-
Wang, Yuru, Lyu, Gang, Wei, Jin, Zheng, Zheyang, He, Jiabei, Lei, Jiacheng, and Chen, Kevin J.
- Subjects
FIELD-effect transistors ,SILICON carbide ,MODULATION-doped field-effect transistors ,BREAKDOWN voltage ,THRESHOLD voltage - Abstract
Systematic characterizations of a cascode device with a low-voltage enhance-mode (E-mode) p-GaN gate high-electron mobility transistor as the control device and a high-voltage (HV) depletion-mode (D-mode) silicon carbide junction field effect transistor (JFET) as the voltage blocking device are presented in this article. The demonstrated device with a breakdown voltage rating of 1200 V and a static on-resistance (RON) of 100 mΩ features small device capacitances with fast switching speed, avalanche breakdown capability, thermally stable threshold voltage (VTH), and no dynamic RON degradation. To identify its safe operation in the off-state with a high drain bias, the off-state middle point voltage (VM) between the E-mode device drain and D-mode device source is investigated. A relatively low off-state VM is achieved under both static and dynamic modes. In addition to the device-level characterization, a custom-designed double-pulse test circuit is built to evaluate the transient switching performance of the cascode device. Optimal gate drive conditions are proposed to 1) overcome the drain bias induced positive dynamic VTH shift; and 2) suppress the increased dynamic off-state leakage current (IOFF) induced by on-state hole injection. Under 800 V/16 A testing conditions, high switching speed with the drain voltage peak slew rates of 72 V/ns during turn-on and 121 V/ns during turn-off is achieved. [ABSTRACT FROM AUTHOR]
- Published
- 2020
- Full Text
- View/download PDF
35. A Normally-off Copackaged SiC-JFET/GaN-HEMT Cascode Device for High-Voltage and High-Frequency Applications.
- Author
-
Lyu, Gang, Wang, Yuru, Wei, Jin, Zheng, Zheyang, Sun, Jiahui, Zhang, Long, and Chen, Kevin J.
- Subjects
MODULATION-doped field-effect transistors ,GALLIUM nitride ,POWER transistors ,HYBRID power ,SILICON carbide ,THRESHOLD voltage - Abstract
A 1200-V/100-mΩ silicon carbide (SiC) junction field-effect-transistor (JFET)/ gallium nitride (GaN) high-electron-mobility-transistor (HEMT) hybrid power switch is demonstrated, which features a flip-chip copackaged cascode configuration incorporating a vertical SiC JFET and a lateral GaN-HEMT. The high-voltage SiC-JFET provides the high-voltage blocking capability while the low-voltage GaN-HEMT enables the normally-off gate control with superior switching characteristics. Compared to conventional SiC-JFET/Si-mosfet cascode devices, the SiC-JFET/GaN-HEMT cascode device exhibits fast switching speed, which has been validated by systematic characterizations including static/dynamic device-level measurements and board-level hard-switching tests. Meanwhile, the device is free from several notorious issues of high-voltage GaN power transistors such as dynamic on-state resistance degradation and threshold voltage shift. Such a wide-bandgap semiconductor-based hybrid switch is suitable to be deployed in high-power and high-efficiency power conversion systems. [ABSTRACT FROM AUTHOR]
- Published
- 2020
- Full Text
- View/download PDF
36. GaN HEMT With Convergent Channel for Low Intrinsic Knee Voltage.
- Author
-
Zheng, Zheyang, Song, Wenjie, Lei, Jiacheng, Qian, Qingkai, Wei, Jin, Hua, Mengyuan, Yang, Song, Zhang, Li, and Chen, Kevin J.
- Subjects
MODULATION-doped field-effect transistors ,KNEE ,ELECTRIC potential ,POWER amplifiers ,POWER resources - Abstract
When the gated channel region of a GaN high-electron-mobility transistor (HEMT) is configured into multiple sub-channels in parallel and separated by embedded isolating patterns, the effective resistance of the access regions could be reduced, and consequently, the knee voltage (${V}_{{\text {K}}}$) of the transistor could be lowered. In this work, each sub-channel is defined as a convergent funnel-like shape, with its width gradually shrunk from the source side to the drain side. Different from conventional channels with uniform width under the entire gate, the funnel-shaped channel could converge electrons as they transport from source side to drain side, which facilitates electrons’ acceleration toward saturation velocity under a smaller drain-to-source bias, leading to a reduced intrinsic ${V}_{{\text {K}}}$ in the gated channel. Thus, more desirable ${I}$ - ${V}$ characteristics and more balanced performance enhancement in RF linearity and power added efficiency are achieved at a low supply voltage, making the convergent-channel HEMT attractive for power amplifiers in mobile terminals. [ABSTRACT FROM AUTHOR]
- Published
- 2020
- Full Text
- View/download PDF
37. Characterization and analysis of low-temperature time-to-failure behavior in forward-biased Schottky-type p-GaN gate HEMTs.
- Author
-
He, Jiabei, Wei, Jin, Li, Yang, Zheng, Zheyang, Yang, Song, Huang, Baoling, and Chen, Kevin J.
- Subjects
FIELD-effect transistors ,MODULATION-doped field-effect transistors ,HETEROJUNCTIONS ,GATES ,LOW temperatures - Abstract
The low-temperature gate reliability of Schottky-type p-GaN gate AlGaN/GaN heterojunction field-effect transistors under forward gate voltage stress is investigated. Both temperature-accelerated and voltage-accelerated time-dependent gate breakdown stress experiments are performed. The p-GaN gate exhibits a shorter time-to-failure at a lower temperature. It is found that the time-to-failure at "use conditions" predicted by acceleration tests at high gate bias stress could be overestimated at low temperatures. Such a discrepancy stems from the distinct dominant gate leakage mechanisms at high/low gate bias stress conditions. The dominant physical mechanism of the low-temperature gate leakage current is identified to be Poole–Frenkel emission at low gate bias and Fowler–Nordheim tunneling at high bias. From the physical model, a more accurate lifetime projection can be obtained for given use conditions. [ABSTRACT FROM AUTHOR]
- Published
- 2020
- Full Text
- View/download PDF
38. Identification of Trap States in p-GaN Layer of a p-GaN/AlGaN/GaN Power HEMT Structure by Deep-Level Transient Spectroscopy.
- Author
-
Yang, Song, Huang, Sen, Wei, Jin, Zheng, Zheyang, Wang, Yuru, He, Jiabei, and Chen, Kevin J.
- Subjects
ELECTRON traps ,SPECTRUM analysis ,ACTIVATION energy ,THRESHOLD voltage ,ENERGY policy ,ANNEALING of metals - Abstract
In this work, the deep-level transient spectroscopy (DLTS) is conducted to investigate the gate stack of the p-GaN gate HEMT with Schottky gate contact. A metal/p-GaN/AlGaN/GaN heterojunction capacitor is prepared for the study. The DLTS characterization captures the transient capacitance change in the stack, from which the capacitance of the metal/p-GaN Schottky junction can be extracted. By proper selection of the rate window, the impacts of the hole insufficiency effect are avoided during trap states evaluation. Thus, the information of deep energy levels in the p-GaN layer is revealed, which consists of an electron trap state with activation energy of 0.85 eV and a hole trap state with activation energy of 0.49 eV. The identification of these trap states in the p-GaN layer provides a physical foundation for understanding the threshold voltage instability in Schottky-type p-GaN gate power HEMTs. [ABSTRACT FROM AUTHOR]
- Published
- 2020
- Full Text
- View/download PDF
39. E-Mode p-n Junction/AlGaN/GaN (PNJ) HEMTs.
- Author
-
Wang, Chengcai, Hua, Mengyuan, Chen, Junting, Yang, Song, Zheng, Zheyang, Wei, Jin, Zhang, Li, and Chen, Kevin J.
- Subjects
MODULATION-doped field-effect transistors ,BREAKDOWN voltage ,THRESHOLD voltage - Abstract
In this work, we demonstrate a GaN-based $\textit {p-n}$ junction gate (PNJ) HEMT featuring an ${n}$ -GaN/ ${p}$ -GaN/AlGaN/GaN gate stack. Compared to the more conventional ${p}$ -GaN gate HEMT with a Schottky junction between the gate metal and ${p}$ -GaN layer, the $\textit {p-n}$ junction can withstand higher reverse bias at the same peak electric-field as the depletion region extends to both the ${n}$ -side and ${p}$ -side, while exhibiting lower leakage current. The PNJ-HEMT shows a positive threshold voltage (${V}_{\text {TH}}$) of 1.78 V, a small gate leakage $(\sim 10^{-3}$ mA/mm @ ${V}_{\text {GS}} = {10}\,\, \text {V}$). In particular, a large forward gate breakdown voltage of 19.35 V at 25 °C and 19.70 V at 200 °C was achieved with the PNJ-gate HEMT. [ABSTRACT FROM AUTHOR]
- Published
- 2020
- Full Text
- View/download PDF
40. $p$ -GaN Gate Power Transistor With Distributed Built-in Schottky Barrier Diode for Low-loss Reverse Conduction.
- Author
-
Zhang, Li, Wei, Jin, Zheng, Zheyang, Song, Wenjie, Yang, Song, Xu, Han, and Chen, Kevin J.
- Subjects
SCHOTTKY barrier diodes ,POWER transistors ,THRESHOLD voltage ,ION implantation ,GATES ,TRANSISTORS - Abstract
A 700-V normally-off ${p}$ -GaN gate power transistor with distributed built-in Schottky barrier diode (SBD) is demonstrated in this work. The transistor cell and diode cell are alternately arrayed along the device width and are locally isolated using ion implantations. The built-in SBD provides a low reverse turn-on voltage which is independent of the threshold voltage and gate bias of the transistor. Compared to the two-device scheme consisting of an anti-parallel ${p}$ -GaN gate HEMT/SBD pair, the proposed transistor exploits the common access region in both forward conduction and reverse conduction, thus a significant reduction in chip area is obtained. [ABSTRACT FROM AUTHOR]
- Published
- 2020
- Full Text
- View/download PDF
41. Hole-Induced Degradation in E-Mode GaN MIS-FETs: Impact of Substrate Terminations.
- Author
-
Hua, Mengyuan, Yang, Song, Wei, Jin, Zheng, Zheyang, He, Jiabei, and Chen, Kevin J.
- Subjects
THRESHOLD voltage ,METAL oxide semiconductor field-effect transistors ,ELECTRONS - Abstract
We conducted reliability characterization under reverse-bias stress (i.e., stress at OFF-state with high V
DS ) on the E-mode GaN metal–insulator–semiconductor field-effect-transistors (MIS-FETs) with various substrate terminations. The MIS-FETs with floating substrate (FS) show worse threshold voltage (VTH ) stability than that with a grounded substrate. A non monotonic dependence of VTH shifts and OFF-state time-to-breakdown (tbd ) on the positive substrate bias (Vsub ) was also observed. The underlying mechanisms are the different impacts of positive Vsub on the drift of electrons and holes during the long-term stress. An important indication is that positive-biased and FS terminations should be restricted at OFF-state in order to obtain good VTH stability in applications of the GaN MIS-FET. [ABSTRACT FROM AUTHOR]- Published
- 2020
- Full Text
- View/download PDF
42. High ION and ION/IOFF Ratio Enhancement-Mode Buried p-Channel GaN MOSFETs onp-GaN Gate Power HEMT Platform.
- Author
-
Zheng, Zheyang, Song, Wenjie, Zhang, Li, Yang, Song, Wei, Jin, and Chen, Kevin J.
- Subjects
METAL oxide semiconductor field-effect transistors ,OXYGEN plasmas ,ION implantation ,THRESHOLD voltage ,GATES ,FLUORINE - Abstract
Enhancement-mode (E-mode) buried p-channel GaN metal-oxide-semiconductor field-effect-transistors (p-GaN-MOSFET’s) with threshold voltage (V
TH ) of −1.7 V, maximum ON-state current (ION ) of 6.1 mA/mm and ION /IOFF ratio of 107 are demonstrated on a standard p-GaN/AlGaN/GaN-on-Si power HEMT substrate. An oxygen plasma treatment (OPT) was deployed to the gated p-GaN region where a relatively thick (i.e. 31 nm) GaN is retained without aggressive gate recess. The OPT converts the top portion of the GaN layer to be free of holes so that only the bottom portion remains p-type while being spatially separated from the etched GaN surface and gate-oxide/GaN interface. As a result, E-mode operation is enabled while a high-quality p-channel is retained. Multi-energy fluorine ion implantation was implemented for planar isolation of GaNp-channel FETs with mesa edges and sidewalls eliminated. Consequently, high ION /IOFF ratio is obtained. [ABSTRACT FROM AUTHOR]- Published
- 2020
- Full Text
- View/download PDF
43. Reverse-Conducting Normally-OFF Double-Channel AlGaN/GaN Power Transistor With Interdigital Built-in Schottky Barrier Diode.
- Author
-
Lei, Jiacheng, Wei, Jin, Tang, Gaofei, Qian, Qingkai, Zhang, Zhaofu, Hua, Mengyuan, Zheng, Zheyang, and Chen, Kevin J.
- Subjects
SCHOTTKY barrier diodes ,POWER transistors ,BREAKDOWN voltage ,METAL oxide semiconductor field ,WIDE gap semiconductors ,THRESHOLD voltage ,VARISTORS - Abstract
Low-loss reverse-conducting normally- OFF double-channel AlGaN/GaN power transistor with the built-in Schottky barrier diode (SBD) has been systematically studied. This device features the MOS-gate section and SBD-anode section paralleled to an interdigital layout along the gate width direction. A common access region that conducts current at both forward and reverse ON-states is employed, which is beneficial to reduce the conduction loss. With a MOS-HEMT/SBD finger width of ${4}~\mu \text{m}/2~\mu \text{m}$ and a total width ratio of 2:1, the device exhibits a threshold voltage of +0.8 V at a drain current of ${10}~\mu \text{A}$ /mm and a low forward ON-resistance of $12.1~\Omega \cdot \text {mm}$. The Schottky metal contacts 2-DEG directly, which results in a low reverse turn-on voltage of −0.6 V (at −1 mA/mm) and low reverse ON-state voltage of −1.7 V (at −50 mA/mm). A leakage suppression MOS field plate (FP) is applied to shield the Schottky contact from the strong electric field, leading to a low OFF-state leakage current of 14 nA/mm at +100-V drain bias and a high breakdown voltage (BV) of +698 V. The finger width and the number of fingers should be optimized. A narrow finger width benefits the current sharing at the access region, while the increasing number of fingers introduces more Schottky depletion regions along the gate width direction that degrade ${R}_{ \mathrm{\scriptscriptstyle ON}}$. [ABSTRACT FROM AUTHOR]
- Published
- 2019
- Full Text
- View/download PDF
44. Atomic-scale identification of crystalline GaON nanophase for enhanced GaN MIS-FET channel.
- Author
-
Cai, Xiangbin, Hua, Mengyuan, Zhang, Zhaofu, Yang, Song, Zheng, Zheyang, Cai, Yuan, Chen, Kevin J., and Wang, Ning
- Subjects
METAL insulator semiconductors ,SCANNING transmission electron microscopy ,OXYGEN plasmas ,PLASMA gases ,ANNEALING of metals - Abstract
In this work, we demonstrate an easy channel-engineering method using oxygen-plasma treatment followed by in-situ annealing before gate dielectric deposition on GaN. A crystalline GaON nanophase was identified to serve as an optimized channel layer in the gate region of E-mode GaN metal-insulator-semiconductor field-effect transistors (MIS-FETs). The atomic-scale element distribution and crystalline structure of the GaON nanophase were revealed by aberration-corrected scanning transmission electron microscopy. First-principles calculations further correlate the enhanced thermal stability with the atomic observation of the refined structure in the GaON nanophase. Owing to the atomically sharp gate-dielectric/channel interface and low interface trap density (D
it ), the boosted performance of the E-mode MIS-FET was achieved with the GaON channel. This study not only validates an approach of local channel modification for high-performance normally off GaN MIS-FETs but also opens possibilities of utilizing this crystalline GaON nanophase as a promising channel material in various GaN devices. [ABSTRACT FROM AUTHOR]- Published
- 2019
- Full Text
- View/download PDF
45. Dynamic OFF-State Current (Dynamic ${I}_{ \mathrm{\scriptscriptstyle OFF}}$) in ${p}$ -GaN Gate HEMTs With an Ohmic Gate Contact.
- Author
-
Wang, Yuru, Hua, Mengyuan, Tang, Gaofei, Lei, Jiacheng, Zheng, Zheyang, Wei, Jin, and Chen, Kevin J.
- Subjects
BUFFER layers ,ENERGY bands ,ELECTRICAL engineering - Abstract
The OFF-state drain leakage characteristics in 600-V p-GaN HEMTs with an ohmic gate contact are investigated under dynamic switching conditions instead of commonly used quasi-static measurement setup. It is found that fast dynamic OFF-state leakage current (dynamic ${I}_{ \mathrm{\scriptscriptstyle OFF}}$) is substantially higher than the slow-ramping quasi-static ${I}_{ \mathrm{\scriptscriptstyle OFF}}$ due to the weaker trapping effect in the buffer layer. With sufficiently large positive ON-state gate bias, further increase in dynamic ${I}_{ \mathrm{\scriptscriptstyle OFF}}$ is observed and is attributed to ON-state hole injection that leads to energy band lowering in the buffer. The underlying physical processes are explained by the dynamic behavior of the traps in the buffer layer. This letter indicates that the ${I}_{ \mathrm{\scriptscriptstyle OFF}}$ under practical switching operations is much higher than the static measurement results and should be used to evaluate dynamic OFF-state power consumption in the p-GaN HEMTs with an ohmic gate contact. [ABSTRACT FROM AUTHOR]
- Published
- 2018
- Full Text
- View/download PDF
46. Hole-Induced Threshold Voltage Shift Under Reverse-Bias Stress in E-Mode GaN MIS-FET.
- Author
-
Hua, Mengyuan, Wei, Jin, Bao, Qilong, Zheng, Zheyang, Zhang, Zhaofu, He, Jiabei, and Chen, Kevin Jing
- Subjects
SILICON carbide ,THRESHOLD voltage - Abstract
Under reverse-bias stress (i.e., OFF-state stress with ${V} _{\text {GS}} < {V}_{\text {TH}}$) with high drain voltage, ultraviolet (UV) illumination and larger negative gate bias are found to accelerate the positive shift in threshold voltage (${V}_{\text {TH}}$) of enhancement-mode GaN MIS-FETs with fully recessed gate. These results suggest a hole-induced degradation mechanism. In the absence of UV illumination, holes could be generated by impact ionization in the high electric-field region, which is initiated by electrons injected from the source through the buffer layer. With a larger negative gate bias, more holes will flow to the gate side and pass through the silicon nitride (SiNx) gate dielectric, as SiNx does not present any energy barrier to holes. The enhanced hole transport through the dielectric under large negative gate bias could accelerate new defects generation and therefore result in the larger positive threshold voltage shifts. [ABSTRACT FROM AUTHOR]
- Published
- 2018
- Full Text
- View/download PDF
47. Reverse-Blocking Normally-OFF GaN Double-Channel MOS-HEMT With Low Reverse Leakage Current and Low ON-State Resistance.
- Author
-
Lei, Jiacheng, Wei, Jin, Tang, Gaofei, Zhang, Zhaofu, Qian, Qingkai, Zheng, Zheyang, Hua, Mengyuan, and Chen, Kevin J.
- Subjects
MODULATION-doped field-effect transistors ,SCHOTTKY barrier diodes ,ALUMINUM gallium nitride - Abstract
An MOS field plate-protected Schottky-drain (gated Schottky-drain) is successfully integrated on a double-channel AlGaN/GaN MOS-HEMT to provide reverse blocking capability. The leakage suppression MOS field plate is deployed on the etched upper GaN channel layer after a barrier fully recess process, leading to a low reverse OFF-state leakage current of −20 nA/mm (at −100 V). The drain metal is deployed adjacent to the MOS field plate, contacting the upper MOS-channel and lower heterojunction channel from the sidewall. A metal-2DEG Schottky contact with a low turn-ON voltage of 0.5 V is achieved. Since the lower channel (below the MOS field plate) is separated from the etched surface of upper GaN channel layer, a high-conductivity MOS-gated channel with a sheet resistance of 806 $\Omega$ /Square is obtained. The device exhibits a threshold voltage of +0.6 V (at $10~\mu \text{A}$ /mm and +1.9 V from linear extrapolation) and an ON-resistance of ~18 $\Omega {\cdot} \text {mm}$. Besides, a high forward (and reverse) breakdown voltage of 790 V (and −656 V, all at $10~\mu \text{A}$ /mm) is achieved. [ABSTRACT FROM AUTHOR]
- Published
- 2018
- Full Text
- View/download PDF
48. Dependence of V\text {TH} Stability on Gate-Bias Under Reverse-Bias Stress in E-mode GaN MIS-FET.
- Author
-
Hua, Mengyuan, Wei, Jin, Bao, Qilong, Zhang, Zhaofu, Zheng, Zheyang, and Chen, Kevin J.
- Subjects
MISFET (Transistors) ,THRESHOLD voltage ,METAL-insulator-semiconductor devices - Abstract
In this letter, we investigated the threshold voltage V\text {TH} stability under reverse-bias step-stress in the E-mode LPCVD-SiNx/PECVD-SiNx/GaN MIS-FET. Under the OFF-state reverse-bias stress with the same net gate-to-drain voltage ( V\text {GD} ), the V\text {TH} shift shows an obvious dependence on the negative gate bias. With a V\text {GS} of 0 V, the V\text {TH} shift is small and recoverable, while the V\text {TH} shifts are substantially larger with more negative gate bias ( V\text {GS}=-20 V). This larger V\text {TH} shifts caused by the negative V\text {GS} can be explained with a hole-induced degradation model. An important indication revealed by this model is that negative gate bias should be well confined in high-power switching applications of GaN E-mode MIS-FET for a stable V\text {TH} . [ABSTRACT FROM PUBLISHER]
- Published
- 2018
- Full Text
- View/download PDF
49. 650-V Double-Channel Lateral Schottky Barrier Diode With Dual-Recess Gated Anode.
- Author
-
Lei, Jiacheng, Wei, Jin, Tang, Gaofei, Zhang, Zhaofu, Qian, Qingkai, Zheng, Zheyang, Hua, Mengyuan, and Chen, Kevin J.
- Subjects
SCHOTTKY barrier diodes ,ALUMINUM gallium nitride ,METAL oxide semiconductors - Abstract
An AlGaN/GaN double-channel Schottky barrier diode (DC-SBD) with dual-recess gated anode is demonstrated in this letter. The DC-SBD features two recess steps. The deep one cuts through two channels, and the anode metal contacts 2DEG directly from the sidewall of the recessed heterostructure. The shallow one terminates at the upper channel layer and is located adjacent to the Schottky contact. A MOS field plate is placed on the shallow recess region to pinchoff the underlying channels, so the off-state leakage current of the DC-SBD can be suppressed. Since the lower channel is separated from the etched surface, the field-effect mobility beneath this MOS structure shows a high peak value of 1707 cm2/( \text V\cdot \text s ). The DC-SBD with an anode-to-cathode length ( L\text {ac} ) of 15~\mu \textm exhibits a turn-on voltage ( V\text {T} ) of ~0.6 V (at 1 mA/mm), a leakage current of 7.8 nA/mm (at −100 V), and a breakdown voltage of 704 V (at 1~\mu \textA /mm). The double-channel design also allows both the deep and shallow recesses to be terminated at GaN layers that results in high uniformity of V\text {T} . [ABSTRACT FROM PUBLISHER]
- Published
- 2018
- Full Text
- View/download PDF
50. A New SiC Planar-Gate IGBT for Injection Enhancement Effect and Low Oxide Field.
- Author
-
Zhang, Meng, Li, Baikui, Zheng, Zheyang, Tang, Xi, and Wei, Jin
- Subjects
METAL oxide semiconductor field-effect transistors ,INSULATED gate bipolar transistors ,FIELD-effect transistors ,METAL oxide semiconductor field ,BREAKDOWN voltage ,ENERGY dissipation - Abstract
A new silicon carbide (SiC) planar-gate insulated-gate bipolar transistor (IGBT) is proposed and comprehensively investigated in this paper. Compared to the traditional SiC planar-gate IGBT, the new IGBT boasts a much stronger injection enhancement effect, which leads to a low on-state voltage (V
ON ) approaching the SiC trench-gate IGBT. The strong injection enhancement effect is obtained by a heavily doped carrier storage layer (CSL), which creates a hole barrier under the p-body to hinder minority carriers from being extracted away through the p-body. A p-shield is located at the bottom of the CSL and coupled to the p-body of the IGBT by an embedded p-MOSFET (metal-oxide-semiconductor field effect transistors). In off-state, the heavily doped CSL is shielded by the p-MOSFET clamped p-shield. Thus, a high breakdown voltage is maintained. At the same time, owing to the planar-gate structure, the proposed IGBT does not suffer the high oxide field that threatens the long-term reliability of the trench-gate IGBT. The turn-off characteristics of the new IGBT are also studied, and the turn-off energy loss (EOFF ) is similar to the conventional planar-gate IGBT. Therefore, the new IGBT achieves the benefits of both the conventional planar-gate IGBT and the trench-gate IGBT, i.e., a superior VON -EOFF trade-off and a low oxide field. [ABSTRACT FROM AUTHOR]- Published
- 2021
- Full Text
- View/download PDF
Catalog
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.